Reconfigurable FIR Filter Using Distributed Arithmetic Residue Number System Algorithm Based on Thermometer Coding

被引:0
|
作者
Jayashri, S. [1 ]
Saranya, P. [1 ]
机构
[1] Adhiparasakthi Engn Coll, Elect & Commun Engn, Melmaruvathur, Tamil Nadu, India
关键词
Distributed Arithmetic; FIR Filter; Multiplier less; Residue Number System; Thermometer code;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hardware implementation of FIR Filter has major applications in Analog and Digital areas. In digital signal processing FIR filters are used in separation of signals and in signal restoration purpose. The filter in the existing method is designed using multiplier technique which increases the area, delay, power and also designed using multiplier less technique by using binary input which requires much scaling. It is aimed to design a reconfigurable FIR filter which reduces area, delay also improves the speed and performance. In this method the input is converted into its residues by introducing residue number system and encoded as thermometer code which provides a simple means to perform modular inner product computation. The proposed work is designed using distributed arithmetic algorithm by introducing inner product computation method. The reconfigurable FIR filter is designed using reconfigurable look up table. The reconfigurable filter is coded using Veri log code and synthesized using Cadence Software.
引用
下载
收藏
页数:5
相关论文
共 50 条
  • [31] Efficient mutliplierless polyphase FIR filter based on new distributed arithmetic architecture
    Tecpanecatl-Xihuitl, J. Luis
    Aguilar-Ponce, Ruth M.
    Ismail, Yasser
    Bayoumi, Magdy A.
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 958 - 962
  • [32] ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems
    Jyothi, Grande Naga
    Sanapala, Kishore
    Vijayalakshmi, A.
    INTERNATIONAL JOURNAL OF SPEECH TECHNOLOGY, 2020, 23 (02) : 259 - 264
  • [33] ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems
    Grande Naga Jyothi
    Kishore Sanapala
    A. Vijayalakshmi
    International Journal of Speech Technology, 2020, 23 : 259 - 264
  • [34] High Throughput Parallelized Realization Of Adaptive FIR Filter Based On Distributive Arithmetic Using Offset Binary Coding
    Prabakaran, Harish Babu Kundhu
    Yada, Akhil
    2019 10TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2019,
  • [35] A SINGLE-CHIP PIPELINED 2-D FIR FILTER USING RESIDUE ARITHMETIC
    SHANBHAG, NR
    SIFERD, RE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (05) : 796 - 805
  • [36] FPGA implementation of FIR filter using 2-bit parallel distributed arithmetic
    Jeng, SS
    Chang, SM
    Lan, BS
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (05) : 1280 - 1282
  • [37] Distributed arithmetic-FIR filter design using Approximate Karatsuba Multiplier and VLCSA
    Krishnan, Sakkarai Samy Hari
    Vidhya, Krishnan
    EXPERT SYSTEMS WITH APPLICATIONS, 2024, 249
  • [38] FPGA implementation of FIR filter using M-bit parallel distributed arithmetic
    Jeng, Shiann-Shiun
    Lin, Hsing-Chen
    Chang, Shu-Ming
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 875 - 878
  • [39] REALIZATION OF FIR DIGITAL FILTER HARDWARE FOR REAL TIME IMAGE PROCESSING USING RESIDUE NUMBER SYSTEM.
    Kiuchi, Atsushi
    Yamamoto, Tsuyoshi
    Aoki, Yoshinao
    Funakawa, Kimitoshi
    Systems, computers, controls, 1984, 15 (03): : 64 - 72
  • [40] Reducing power dissipation in FIR filters using the residue number system
    Cardarilli, GC
    Nannarelli, A
    Re, M
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 320 - 323