共 50 条
- [31] Efficient mutliplierless polyphase FIR filter based on new distributed arithmetic architecture CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 958 - 962
- [33] ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems International Journal of Speech Technology, 2020, 23 : 259 - 264
- [34] High Throughput Parallelized Realization Of Adaptive FIR Filter Based On Distributive Arithmetic Using Offset Binary Coding 2019 10TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2019,
- [38] FPGA implementation of FIR filter using M-bit parallel distributed arithmetic 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 875 - 878
- [39] REALIZATION OF FIR DIGITAL FILTER HARDWARE FOR REAL TIME IMAGE PROCESSING USING RESIDUE NUMBER SYSTEM. Systems, computers, controls, 1984, 15 (03): : 64 - 72
- [40] Reducing power dissipation in FIR filters using the residue number system PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 320 - 323