High Throughput Parallelized Realization Of Adaptive FIR Filter Based On Distributive Arithmetic Using Offset Binary Coding

被引:0
|
作者
Prabakaran, Harish Babu Kundhu [1 ]
Yada, Akhil [1 ]
机构
[1] Vellore Inst Technol, Sch Elect Engn, Vellore, Tamil Nadu, India
关键词
Adaptive Filter; Delayed LMS; DA; OBC; LUT;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper explores the applications of Offset Binary Coding (OBC) based representation of bits in the field of adaptive filtering. It proposes two designs incorporating OBC. In light of earlier works, we used delayed Least Mean Square (LMS) algorithm to implement a three-stage pipelined architecture with an adaptation delay of two. The proposed designs implement Distributed Arithmetic (DA) technique using CSA for inner product computation, instead of the conventional shift accumulation to reduce the sampling period. Developing on the existing LUT less configuration, the proposed design reduces the number of registers required by half. Compared to existing designs the proposed designs also offer higher throughput with less Area Delay Product (ADP).
引用
下载
收藏
页数:6
相关论文
共 50 条
  • [1] Design and implementation of Least Mean Square adaptive FIR filter using offset binary coding based Distributed Arithmetic
    Kalaiyarasi, D.
    Reddy, T. Kalpalatha
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 71
  • [2] High Throughput Adaptive Block FIR Filter Using Distributed Arithmetic
    Tiwari, Amrita
    Kumar, Prashant
    Tiwari, Manish
    2016 1ST INDIA INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (IICIP), 2016,
  • [3] Systolic architecture for adaptive block FIR filter for throughput using distributed arithmetic
    Chowdari, Ch Pratyusha
    Seventline, J. B.
    INTERNATIONAL JOURNAL OF SPEECH TECHNOLOGY, 2020, 23 (03) : 549 - 557
  • [4] Systolic architecture for adaptive block FIR filter for throughput using distributed arithmetic
    Ch Pratyusha Chowdari
    J. B. Seventline
    International Journal of Speech Technology, 2020, 23 : 549 - 557
  • [5] A Distributed Arithmetic based realization of the Least Mean Square Adaptive Decision Feedback Equalizer with Offset Binary Coding scheme
    Prakash, M. Surya
    Ahamed, Shaik Rafi
    SIGNAL PROCESSING, 2021, 185
  • [6] Efficient Architecture for the Realization of 2-D Adaptive FIR Filter Using Distributed Arithmetic
    Prabhat Chandra Shrivastava
    Prashant Kumar
    Manish Tiwari
    Amit Dhawan
    Circuits, Systems, and Signal Processing, 2021, 40 : 1458 - 1478
  • [7] Efficient Architecture for the Realization of 2-D Adaptive FIR Filter Using Distributed Arithmetic
    Shrivastava, Prabhat Chandra
    Kumar, Prashant
    Tiwari, Manish
    Dhawan, Amit
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (03) : 1458 - 1478
  • [8] An FPGA implementation for a high throughput adaptive filter using distributed arithmetic
    Allred, DJ
    Huang, W
    Krishnan, V
    Yoo, H
    Anderson, DV
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 324 - 325
  • [9] Low-Power, High-Throughput, and Low-Area Adaptive FIR Filter Based on Distributed Arithmetic
    Park, Sang Yoon
    Meher, Pramod Kumar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (06) : 346 - 350
  • [10] ADAPTIVE FILTERS USING MODIFIED SLIDING-BLOCK DISTRIBUTED ARITHMETIC WITH OFFSET BINARY CODING
    Huang, Walter
    Anderson, David V.
    2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS, 2009, : 545 - 548