High Throughput Parallelized Realization Of Adaptive FIR Filter Based On Distributive Arithmetic Using Offset Binary Coding

被引:0
|
作者
Prabakaran, Harish Babu Kundhu [1 ]
Yada, Akhil [1 ]
机构
[1] Vellore Inst Technol, Sch Elect Engn, Vellore, Tamil Nadu, India
来源
2019 10TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT) | 2019年
关键词
Adaptive Filter; Delayed LMS; DA; OBC; LUT;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper explores the applications of Offset Binary Coding (OBC) based representation of bits in the field of adaptive filtering. It proposes two designs incorporating OBC. In light of earlier works, we used delayed Least Mean Square (LMS) algorithm to implement a three-stage pipelined architecture with an adaptation delay of two. The proposed designs implement Distributed Arithmetic (DA) technique using CSA for inner product computation, instead of the conventional shift accumulation to reduce the sampling period. Developing on the existing LUT less configuration, the proposed design reduces the number of registers required by half. Compared to existing designs the proposed designs also offer higher throughput with less Area Delay Product (ADP).
引用
收藏
页数:6
相关论文
共 50 条
  • [21] High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding(CABAC) decoding
    Kai HUANG
    De MA
    Rongjie YAN
    Haitong GE
    Xiaolang YAN
    Journal of Zhejiang University-Science C(Computers & Electronics), 2013, 14 (06) : 449 - 463
  • [22] High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding(CABAC) decoding
    Kai HUANG
    De MA
    Rong-jie YAN
    Hai-tong GE
    Xiao-lang YAN
    Frontiers of Information Technology & Electronic Engineering, 2013, (06) : 449 - 463
  • [23] High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding
    Kai Huang
    De Ma
    Rong-jie Yan
    Hai-tong Ge
    Xiao-lang Yan
    Journal of Zhejiang University SCIENCE C, 2013, 14 : 449 - 463
  • [24] High throughput VLSI architecture for H.264/AVC context-based adaptive binary arithmetic coding (CABAC) decoding
    Huang, Kai
    Ma, De
    Yan, Rong-jie
    Ge, Hai-tong
    Yan, Xiao-lang
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2013, 14 (06): : 449 - 463
  • [25] Low-Area and High-Throughput Architecture for an Adaptive Filter Using Distributed Arithmetic
    Prakash, M. Surya
    Shaik, Rafi Ahamed
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (11) : 781 - 785
  • [26] Parametric model for context-based adaptive binary arithmetic coding
    State Key Laboratory on Microwave and Digital Communications, Department of Electronic Engineering, Tsinghua University, Beijing 100084, China
    Qinghua Daxue Xuebao, 2009, 4 (531-534):
  • [27] High throughput FIR filter architectures using retiming and modified CSLA based adders
    Patali, Pramod
    Kassim, Shahana Thottathikkulam
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 1007 - 1017
  • [28] A High-Performance and Energy-Efficient FIR Adaptive Filter Using Approximate Distributed Arithmetic Circuits
    Jiang, Honglan
    Liu, Leibo
    Jonker, Pieter P.
    Elliott, Duncan G.
    Lombardi, Fabrizio
    Han, Jie
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 313 - 326
  • [29] LMS adaptive filters using distributed arithmetic for high throughput
    Allred, DJ
    Yoo, HJ
    Krishnan, V
    Huang, W
    Anderson, DV
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (07) : 1327 - 1337
  • [30] VLSI Implementation of Throughput Efficient Distributed Arithmetic Based LMS Adaptive Filter
    Khan, Mohd. Tasleem
    Ahamed, Shaik Rafi
    VLSI DESIGN AND TEST, 2017, 711 : 24 - 35