High throughput floating point exponential function implemented in FPGA

被引：17
|
作者：
Malik, Peter [1 ]
机构：
[1] Slovak Acad Sci, Inst Informat, Dubrayska Cesta 9, Bratislava 84507, Slovakia
来源：
2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI | 2015年
关键词：
D O I：
10.1109/ISVLSI.2015.61
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Three new high throughput FPGA floating point implementations of the power series based exponential function algorithm are proposed. Evaluations of three exponential function algorithms suitable for hardware implementation are also presented. The hardware implementations use 32-bit floating point single precision. The proposed hardware implementation calculates the new exponential function result in every 11 clock cycles. The proposed hardware implementations are designed with high computation speed and throughput. They are oriented for high computation demanding applications with multiple exponential function computations.
引用
收藏
页码：97 / 100
页数：4
相关论文
共 50 条
  • [31] Floating Point FPGA Architecture of PID Controller
    Wadgaonkar, Jagannath
    Bhole, Kalyani
    Singh, Prateek
    2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, : 1259 - 1263
  • [32] Fast Arbitrary Precision Floating Point on FPGA
    Licht, Johannes de Fine
    Pattison, Christopher A.
    Ziogas, Alexandros Nikolaos
    Simmons-Duffin, David
    Hoefler, Torsten
    2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 182 - 190
  • [33] Floating-point matrix product on FPGA
    Bensaali, Faycal
    Amira, Abbes
    Sotudeh, Reza
    2007 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, 2007, : 466 - +
  • [34] Floating-Point FPGA: Architecture and Modeling
    Ho, Chun Hok
    Yu, Chi Wai
    Leong, Philip
    Luk, Wayne
    Wilton, Steven J. E.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (12) : 1709 - 1718
  • [35] An Efficient FPGA Implementation Of Floating Point Addition
    Pesic, Djordje
    Ratkovic, Ivan
    2015 23RD TELECOMMUNICATIONS FORUM TELFOR (TELFOR), 2015, : 685 - 688
  • [36] Parameterisable floating-point operations on FPGA
    Lee, B
    Burgess, N
    THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1064 - 1068
  • [37] FPGA Implementation of Vedic Floating Point Multiplier
    Kodali, Ravi Kishore
    Boppana, Lakshmi
    Yenamachintala, Sai Sourabh
    2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, INFORMATICS, COMMUNICATION AND ENERGY SYSTEMS (SPICES), 2015,
  • [38] FPGA Implementation of Hybrid Fixed Point - Floating Point Multiplication
    Amaricai, Alexandru
    Boncalo, Oana
    Sicoe, Ovidiu
    Marcu, Marius
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 243 - 246
  • [39] High throughput compression of double-precision floating-point data
    Burtscher, Martin
    Ratanaworabhan, Paruj
    DCC 2007: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2007, : 293 - +
  • [40] Reconfigurable High Throughput Function Evaluation for Virtex-2 FPGA
    Anane, M.
    Bessalah, H.
    Anane, N.
    AFRICAN REVIEW OF PHYSICS, 2008, 2 : 108 - 110
12345