A novel self-aligned bottom gate poly-Si TFT with in-situ LDD

被引:14
|
作者
Zhang, SD [1 ]
Han, RQ
Chan, MSJ
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
[2] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
关键词
bottom gate; LDD; self-aligned structure; thin flim transistor;
D O I
10.1109/55.936354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A lithography independent self-aligned bottom gate thin film transistor (SABG-TFT) technology is proposed and experimentally demonstrated. The unique feature of the technology is the formation of self-aligned and symmetrical lightly doped source/drain (LDD) structure without any additional photolithographic or implantation steps. Thus, the number of masks used in the technology is the same as that in a conventional top gate TFT technology. Moreover, devices formed by the proposed method have thick source/drain and a thin channel region for providing low source/drain resistance and improved IV characteristics, P-channel TFT devices are fabricated using a simple low temperature (less than or equal to 600 degreesC) process, The fabricated SABG-TFT exhibits symmetrical transfer characteristics when the polarity of source/drain bias is reversed. The effective mobility and on-off current ratio of the devices are about 35 cm(2)/V-s and 6 x 10(6) respectively.
引用
收藏
页码:393 / 395
页数:3
相关论文
共 50 条
  • [41] A novel vertical bottom-gate polysilicon thin film transistor with self-aligned offset
    Lai, CS
    Lee, CL
    Lei, TF
    Chern, HN
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (05) : 199 - 201
  • [42] Implementation of fully self-aligned bottom-gate MOS transistor
    Zhang, SD
    Han, RQ
    Zhang, ZK
    Huang, R
    Ko, PK
    Chan, MS
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (10) : 618 - 620
  • [43] A novel poly-Si nanowire TFT for nonvolatile memory applications
    Hsu, Hsin-Hwei
    Lin, Horng-Chih
    Huang, Jian-Fu
    Huang, Tiao-Yuan
    MTTD 2007 TAIPEI: PROCEEDINGS OF 2007 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING (MTD '07), 2008, : 55 - 56
  • [44] A Unique Approach to Generate Self-Aligned T-Gate Transistors in Counter-Doped Poly-Si With High Etching Selectivity and Isotropy
    Huang, Y. -A.
    Liang, C. -Y.
    Peng, K. -P.
    Chen, K. -M.
    Huang, G. -W.
    Li, P. -W.
    Lin, H. -C.
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (03) : 397 - 400
  • [45] Novel offset gated poly-Si TFT's with subgate
    Park, CM
    Min, BH
    Han, MK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1402 - 1405
  • [46] Deposition of high crystallinity poly-Si films on glass substrate and fabrication of high mobility bottom-gate TFT
    Lee, JW
    Shimizu, K
    Hanna, J
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2004, 338 : 173 - 177
  • [47] Electrical characteristics of new LDD poly-Si TFT with mis-alignment tolerant structure for AMLCDs
    Min, BH
    Kanicki, J
    FLAT PANEL DISPLAY MATERIALS III, 1997, 471 : 137 - 141
  • [48] Mechanism Analysis of Off-Leakage Current in an LDD Poly-Si TFT Using Activation Energy
    Nakashima, Akihiro
    Kimura, Mutsumi
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) : 764 - 766
  • [49] Excimer-laser crystallized poly-Si TFT's with transparent gate
    Kim, CD
    Matsumura, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (04) : 576 - 579
  • [50] Degradation Mechanism and Stability of Flexible Self-Aligned Top-Gate InGaZnO TFT
    Peng, Cong
    Xu, Meng
    Chen, Longlong
    Li, Xifeng
    Zhang, Jianhua
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (12) : 7503 - 7508