A novel self-aligned bottom gate poly-Si TFT with in-situ LDD

被引:14
|
作者
Zhang, SD [1 ]
Han, RQ
Chan, MSJ
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
[2] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
关键词
bottom gate; LDD; self-aligned structure; thin flim transistor;
D O I
10.1109/55.936354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A lithography independent self-aligned bottom gate thin film transistor (SABG-TFT) technology is proposed and experimentally demonstrated. The unique feature of the technology is the formation of self-aligned and symmetrical lightly doped source/drain (LDD) structure without any additional photolithographic or implantation steps. Thus, the number of masks used in the technology is the same as that in a conventional top gate TFT technology. Moreover, devices formed by the proposed method have thick source/drain and a thin channel region for providing low source/drain resistance and improved IV characteristics, P-channel TFT devices are fabricated using a simple low temperature (less than or equal to 600 degreesC) process, The fabricated SABG-TFT exhibits symmetrical transfer characteristics when the polarity of source/drain bias is reversed. The effective mobility and on-off current ratio of the devices are about 35 cm(2)/V-s and 6 x 10(6) respectively.
引用
收藏
页码:393 / 395
页数:3
相关论文
共 50 条
  • [21] Thermal Sensor Using Poly-Si Thin-Film Transistors With Self-Aligned and Offset Gate Structures
    Kimura, Mutsumi
    Taya, Jun
    Nakashima, Akihiro
    Sagawa, Yuki
    IEEE SENSORS JOURNAL, 2013, 13 (05) : 1771 - 1774
  • [22] A novel gate-overlapped LDD poly-si thin-film transistor
    Choi, KY
    Han, MK
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (12) : 566 - 568
  • [23] Reduction of off-current in self-aligned double-gate TFT with mask-free symmetric LDD
    Zhang, SD
    Han, RQ
    Sin, JKO
    Chan, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (08) : 1490 - 1492
  • [24] A new self-aligned poly-Si TFT employing a pre-patterned Al mask layer by backside exposure technique
    Nam, WJ
    Lee, MC
    Park, KC
    Lee, JH
    Han, MK
    AMORPHOUS AND HETEROGENEOUS SILICON-BASED FILMS-2002, 2002, 715 : 719 - 724
  • [25] A self-aligned double-gate polysilicon TFT technology
    Zhang, SD
    Han, R
    Sin, JKO
    Chan, MS
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 395 - 398
  • [26] Flexible Self-Aligned Double-Gate IGZO TFT
    Muenzenrieder, Niko
    Voser, Pascal
    Petti, Luisa
    Zysset, Christoph
    Buethe, Lars
    Vogt, Christian
    Salvatore, Giovanni A.
    Troester, Gerhard
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) : 69 - 71
  • [27] Effect of LDD structure and channel poly-Si thinning on a gate-all-around TFT (GAT) for SRAM's
    Miyamoto, S
    Maegawa, S
    Maeda, S
    Ipposhi, T
    Kuriyama, H
    Nishimura, T
    Tsubouchi, N
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (08) : 1693 - 1698
  • [28] Novel Fabrication Method for Self-Aligned Bottom-Gate Oxide TFTs
    Nakata, Mitsuru
    Tsuji, Hiroshi
    Fujisaki, Yoshihide
    Sato, Hiroto
    Nakajima, Yoshiki
    Takei, Tatsuya
    Yamamoto, Toshihiro
    IDW/AD '12: PROCEEDINGS OF THE INTERNATIONAL DISPLAY WORKSHOPS, PT 1, 2012, 19 : 431 - 432
  • [29] Junction defects of self-aligned, excimer-laser-annealed poly-Si TFTs
    Park, KC
    Jung, SH
    Lee, MC
    Kang, SH
    Moon, KC
    Han, MK
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 573 - 576
  • [30] Electrical characteristics of new LDD poly-Si TFT structure tolerant to process misalignment
    Min, BH
    Kanicki, J
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (07) : 335 - 337