A novel self-aligned bottom gate poly-Si TFT with in-situ LDD

被引:14
|
作者
Zhang, SD [1 ]
Han, RQ
Chan, MSJ
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
[2] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
关键词
bottom gate; LDD; self-aligned structure; thin flim transistor;
D O I
10.1109/55.936354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A lithography independent self-aligned bottom gate thin film transistor (SABG-TFT) technology is proposed and experimentally demonstrated. The unique feature of the technology is the formation of self-aligned and symmetrical lightly doped source/drain (LDD) structure without any additional photolithographic or implantation steps. Thus, the number of masks used in the technology is the same as that in a conventional top gate TFT technology. Moreover, devices formed by the proposed method have thick source/drain and a thin channel region for providing low source/drain resistance and improved IV characteristics, P-channel TFT devices are fabricated using a simple low temperature (less than or equal to 600 degreesC) process, The fabricated SABG-TFT exhibits symmetrical transfer characteristics when the polarity of source/drain bias is reversed. The effective mobility and on-off current ratio of the devices are about 35 cm(2)/V-s and 6 x 10(6) respectively.
引用
收藏
页码:393 / 395
页数:3
相关论文
共 50 条
  • [31] Self-aligned top and bottom metal double gate low temperature poly-Si TFT fabricated at 550°C on non-alkali glass substrate by using DPSS CW laser lateral crystallization method
    Hara, A
    Takei, M
    Yoshino, K
    Takeuchi, F
    Chida, M
    Sasaki, N
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 211 - 214
  • [32] Characteristics of self-aligned Si/Ge T-gate poly-Si thin-film transistors with high ON/OFF current ratio
    Kuo, Po-Yi
    Chao, Tien-Sheng
    Hsieh, Pei-Shan
    Lei, Tan-Fu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1171 - 1176
  • [33] Bottom-gate poly-Si thin-film transistors by nickel silicide seed-induced lateral crystallization with self-aligned lightly doped layer
    Lee, Sol Kyu
    Seok, Ki Hwan
    Chae, Hee Jae
    Lee, Yong Hee
    Han, Ji Su
    Jo, Hyeon Ah
    Joo, Seung Ki
    SOLID-STATE ELECTRONICS, 2017, 129 : 6 - 9
  • [34] Poly-Si TFT fabricated by laser-induced in-situ fluorine passivation and laser doping
    Kim, CH
    Jung, SH
    Yoo, JS
    Han, MK
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (08) : 396 - 398
  • [35] Self-aligned offset-gated poly-Si TFTs with symmetric source drain characteristics
    Park, CM
    Min, BH
    Jang, KH
    Jun, JH
    Han, MK
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (2B): : 934 - 936
  • [36] Investigation of poly-Si/HfO2 gate stacks in a self-aligned 70nm MOS process flow.
    Kubicek, S
    Chen, J
    Ragnarsson, LÅ
    Carter, RJ
    Kaushik, V
    Lujan, GS
    Cartier, E
    Henson, WK
    Kerber, A
    Pantisano, L
    Beckx, S
    Jaenen, P
    Boullart, W
    Caymax, M
    DeGendt, S
    Heyns, M
    De Meyer, K
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 251 - 254
  • [37] Behavior Analysis of an LDD Poly-Si TFT Using 2-D Device Simulation
    Kimura, Mutsumi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (03) : 705 - 709
  • [38] In-situ fabrication of gate oxide and poly-Si film by XeCl excimer laser annealing
    Park, CM
    Min, BH
    Yoo, JS
    Choi, HS
    Han, MK
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1614 - 1617
  • [39] A new polysilicon CMOS self-aligned double-gate TFT technology
    Xiong, ZB
    Liu, HT
    Zhu, CX
    Sin, JKO
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2629 - 2633
  • [40] MOS devices with high quality ultra thin CVD ZrO2 Gate dielectrics and self-aligned TaN and TaN/poly-Si gate electrodes
    Lee, CH
    Kim, YH
    Luan, HF
    Lee, SJ
    Jeon, TS
    Bai, WP
    Kwong, DL
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 137 - 138