Behavior Analysis of an LDD Poly-Si TFT Using 2-D Device Simulation

被引:9
|
作者
Kimura, Mutsumi [1 ,2 ]
机构
[1] Ryukoku Univ, Dept Elect & Informat, Otsu, Shiga 5202194, Japan
[2] Ryukoku Univ, Joint Res Ctr Sci & Technol, Otsu, Shiga 5202194, Japan
关键词
Lightly doped drain (LDD); poly-Si; pseudo space-charge region; thin-film transistor (TFT); two-dimensional (2-D) device simulation; THIN-FILM TRANSISTORS; RECOMBINATION MODEL; DRAIN; DEGRADATION;
D O I
10.1109/TED.2011.2180531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have analyzed the device behavior of a poly-Si thin-film transistor (TFT) with a lightly doped drain (LDD) structure using 2-D device simulation. It is found that the reason that the ON current does not fall very much is that the electron channel oozes from the channel region to the LDD region and the electric current paths spread to the entire LDD region. On the other hand, the reason that the OFF current is effectively reduced is undoubtedly that the electric field at the interface between the channel and LDD regions is weakened. However, it should be noted that the depletion region is formed at the drain edge owing to the "pseudo" space-charge region in the channel region, where the carrier density is much lower than in the other channel region, although the net space-charge does not exist.
引用
收藏
页码:705 / 709
页数:5
相关论文
共 50 条
  • [1] Mechanism Analysis of Off-Leakage Current in an LDD Poly-Si TFT Using Activation Energy
    Nakashima, Akihiro
    Kimura, Mutsumi
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) : 764 - 766
  • [2] Electrical characteristics of new LDD poly-Si TFT structure tolerant to process misalignment
    Min, BH
    Kanicki, J
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (07) : 335 - 337
  • [3] The effect of oxygen incorporation in ELA poly-Si films and its relation to poly-Si TFT device performance
    Voutsas, AT
    Marmorstein, A
    Solanki, R
    PROCEEDINGS OF THE FOURTH SYMPOSIUM ON THIN FILM TRANSISTOR TECHNOLOGIES, 1999, 98 (22): : 43 - 50
  • [4] A novel self-aligned bottom gate poly-Si TFT with in-situ LDD
    Zhang, SD
    Han, RQ
    Chan, MSJ
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (08) : 393 - 395
  • [5] Electrical characteristics of new LDD poly-Si TFT with mis-alignment tolerant structure for AMLCDs
    Min, BH
    Kanicki, J
    FLAT PANEL DISPLAY MATERIALS III, 1997, 471 : 137 - 141
  • [6] A Process/Device/Circuit/System Compatible Simulation Framework for Poly-Si TFT Based SRAM Design
    Lin, Chen-Wei
    Ho, Chih-Hsiang
    Lu, Chao
    Chao, Mango C-T
    Roy, Kaushik
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 440 - 443
  • [7] A Surface Potential Based Poly-Si TFT Model for Circuit Simulation
    Miyano, Soichiro
    Shimizu, Yoshiteru
    Murakami, Takahiro
    Miura-Mattausch, Mitiko
    SISPAD: 2008 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2008, : 373 - +
  • [8] SpectreHDL as tool for noise analysis of poly-Si TFT circuits
    Rankov, A
    Rodriguez-Villegas, E
    Lee, MJ
    ELECTRONICS LETTERS, 2004, 40 (13) : 837 - 839
  • [9] Characterization of poly-Si TFT variation using interdigitated method
    Huang, Shih-Che
    Tai, Ya-Hsiang
    SOLID-STATE ELECTRONICS, 2008, 52 (08) : 1170 - 1176
  • [10] Characteristics of low temperature poly-Si TFT device and circuits fabricated with disilane
    Yoo, JS
    Kim, CH
    Choi, HB
    Lee, MC
    Han, MK
    PHYSICA SCRIPTA, 1999, T79 : 341 - 343