Behavior Analysis of an LDD Poly-Si TFT Using 2-D Device Simulation

被引:9
|
作者
Kimura, Mutsumi [1 ,2 ]
机构
[1] Ryukoku Univ, Dept Elect & Informat, Otsu, Shiga 5202194, Japan
[2] Ryukoku Univ, Joint Res Ctr Sci & Technol, Otsu, Shiga 5202194, Japan
关键词
Lightly doped drain (LDD); poly-Si; pseudo space-charge region; thin-film transistor (TFT); two-dimensional (2-D) device simulation; THIN-FILM TRANSISTORS; RECOMBINATION MODEL; DRAIN; DEGRADATION;
D O I
10.1109/TED.2011.2180531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have analyzed the device behavior of a poly-Si thin-film transistor (TFT) with a lightly doped drain (LDD) structure using 2-D device simulation. It is found that the reason that the ON current does not fall very much is that the electron channel oozes from the channel region to the LDD region and the electric current paths spread to the entire LDD region. On the other hand, the reason that the OFF current is effectively reduced is undoubtedly that the electric field at the interface between the channel and LDD regions is weakened. However, it should be noted that the depletion region is formed at the drain edge owing to the "pseudo" space-charge region in the channel region, where the carrier density is much lower than in the other channel region, although the net space-charge does not exist.
引用
收藏
页码:705 / 709
页数:5
相关论文
共 50 条
  • [41] Floating-Body Kink-Effect-Related Parasitic Bipolar Transistor Behavior in Poly-Si TFT
    Liu, Tony C.
    Kuo, James B.
    Zhang, Shengdong
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (06) : 842 - 844
  • [42] Leakage Current Reduction of Ni-MILC Poly-Si TFT Using Chemical Cleaning Method
    Lee, Kwang-Jin
    Kim, Doyeon
    Choi, Duck-Kyun
    Kim, Woo-Byoung
    KOREAN JOURNAL OF MATERIALS RESEARCH, 2018, 28 (08): : 440 - 444
  • [43] Poly-Si TFT fabricated at 150 °C using ICP-CVD and excimer laser annealing
    Han, SM
    Lee, MC
    Shin, MY
    Park, JH
    Han, MK
    PROCEEDINGS OF THE IEEE, 2005, 93 (07) : 1297 - 1305
  • [44] Analysis of P-type poly-Si TFT degradation under dynamic gate voltage stress using the slicing model
    Huang, Shih-Che
    Tsao, Hung-Chuan
    Tai, Ya-Hsiang
    AD'07: PROCEEDINGS OF ASIA DISPLAY 2007, VOLS 1 AND 2, 2007, : 557 - 561
  • [45] The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process
    Young, ND
    Harkin, G
    Bunn, RM
    McCulloch, DJ
    French, DJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) : 1930 - 1936
  • [46] Scalable 3-D fin-like poly-Si TFT and its nonvolatile memory application
    Yin, Huaxiang
    Xianyu, Wenxu
    Tikhonovsky, Alexander
    Park, Young Soo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (02) : 578 - 584
  • [47] Dependence of off-leakage current on channel film quality in poly-Si thin-film transistors and analysis using device simulation
    Kimura, Mutsumi
    Dimitriadis, Charalambos
    SOLID-STATE ELECTRONICS, 2011, 57 (01) : 87 - 89
  • [48] Impact of local poly-Si gate depletion on Vth variation in nanoscale MOSFETs investigated by 3D device simulation
    Putra, A. T.
    Nishida, A.
    Kamohara, S.
    Tsunomura, T.
    Hiramoto, T.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 82 - +
  • [49] OPTIMIZATION OF LDD MOSFET'S USING COUPLED 2-D SIMULATIONS.
    Husain, Asim
    Mathur, Rajiv
    Wu, Sheldon
    IEEE Transactions on Electron Devices, 1987, ED-34 (11)
  • [50] Detection of 2D and 3D Distributions of Magnetic Field by moving a Poly-Si Micro Hall Device
    Kurisu, Shinpei
    Tadokoro, Daiki
    Matsuda, Tokiyoshi
    Kimura, Mutsumi
    PROCEEDINGS OF 2013 TWENTIETH INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD 13): TFT TECHNOLOGIES AND FPD MATERIALS, 2013, : 145 - 146