Behavior Analysis of an LDD Poly-Si TFT Using 2-D Device Simulation

被引:9
|
作者
Kimura, Mutsumi [1 ,2 ]
机构
[1] Ryukoku Univ, Dept Elect & Informat, Otsu, Shiga 5202194, Japan
[2] Ryukoku Univ, Joint Res Ctr Sci & Technol, Otsu, Shiga 5202194, Japan
关键词
Lightly doped drain (LDD); poly-Si; pseudo space-charge region; thin-film transistor (TFT); two-dimensional (2-D) device simulation; THIN-FILM TRANSISTORS; RECOMBINATION MODEL; DRAIN; DEGRADATION;
D O I
10.1109/TED.2011.2180531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have analyzed the device behavior of a poly-Si thin-film transistor (TFT) with a lightly doped drain (LDD) structure using 2-D device simulation. It is found that the reason that the ON current does not fall very much is that the electron channel oozes from the channel region to the LDD region and the electric current paths spread to the entire LDD region. On the other hand, the reason that the OFF current is effectively reduced is undoubtedly that the electric field at the interface between the channel and LDD regions is weakened. However, it should be noted that the depletion region is formed at the drain edge owing to the "pseudo" space-charge region in the channel region, where the carrier density is much lower than in the other channel region, although the net space-charge does not exist.
引用
收藏
页码:705 / 709
页数:5
相关论文
共 50 条
  • [21] A low temperature processed Si-quantum-dot poly-Si TFT nonvolatile memory device
    孙玮
    Journal of Semiconductors, 2013, 34 (06) : 77 - 80
  • [22] Analysis of poly-Si TFT degradation under gate pulse stress using the slicing model
    Tai, Ya-Hsiang
    Huang, Shih-Che
    Chen, Chien-Kwen
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (12) : 981 - 983
  • [23] Mechanism Analysis of Off-Leakage Current in Poly-Si TFTs with LDD Structure
    Kimura, Mutsumi
    Nakashima, Akihiro
    Sagawa, Yuki
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2010, 13 (12) : H409 - H411
  • [24] A 470 x 235-ppi poly-Si TFT-LCD for high-resolution 2-D and 3-D autostereoscopic displays
    Uehara, S
    Ikeda, N
    Takanashi, N
    Iriguchi, M
    Sugimoto, M
    Matsuzaki, T
    Asada, H
    JOURNAL OF THE SOCIETY FOR INFORMATION DISPLAY, 2005, 13 (03) : 209 - 214
  • [25] Development of poly-Si CMOS TFT using counter-doping process
    Yang, JY
    Yu, SH
    Kim, JI
    Yang, MS
    THIN FILM TRANSISTOR TECHNOLOGIES VI, PROCEEDINGS, 2003, 2002 (23): : 47 - 54
  • [26] Degradation Analysis of p-Type Poly-Si Thin-Film Transistors Using Device Simulation
    Kimura, Mutsumi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 4106 - 4110
  • [27] Poly-Si TFT fabrication and hydrogenation using a process compatible with plastic substrates
    Gosain, DP
    Usui, S
    PROCEEDINGS OF THE FOURTH SYMPOSIUM ON THIN FILM TRANSISTOR TECHNOLOGIES, 1999, 98 (22): : 174 - 184
  • [28] Photo-leakage-current analysis of poly-Si TFT by using rear irradiation OBIC method
    Wakagi, M
    Ookubo, T
    Ando, M
    Kawachi, G
    Mimura, A
    Minemura, T
    AMORPHOUS AND MICROCRYSTALLINE SILICON TECHNOLOGY-1998, 1998, 507 : 55 - 60
  • [29] Using Phosphorus-Doped α-Si Gettering Layers to Improve NILC Poly-Si TFT Performance
    Bau-Ming Wang
    YewChung Sermon Wu
    Journal of Electronic Materials, 2010, 39 : 157 - 161
  • [30] Using Phosphorus-Doped α-Si Gettering Layers to Improve NILC Poly-Si TFT Performance
    Wang, Bau-Ming
    Wu, YewChung Sermon
    JOURNAL OF ELECTRONIC MATERIALS, 2010, 39 (02) : 157 - 161