Behavior Analysis of an LDD Poly-Si TFT Using 2-D Device Simulation

被引:9
|
作者
Kimura, Mutsumi [1 ,2 ]
机构
[1] Ryukoku Univ, Dept Elect & Informat, Otsu, Shiga 5202194, Japan
[2] Ryukoku Univ, Joint Res Ctr Sci & Technol, Otsu, Shiga 5202194, Japan
关键词
Lightly doped drain (LDD); poly-Si; pseudo space-charge region; thin-film transistor (TFT); two-dimensional (2-D) device simulation; THIN-FILM TRANSISTORS; RECOMBINATION MODEL; DRAIN; DEGRADATION;
D O I
10.1109/TED.2011.2180531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have analyzed the device behavior of a poly-Si thin-film transistor (TFT) with a lightly doped drain (LDD) structure using 2-D device simulation. It is found that the reason that the ON current does not fall very much is that the electron channel oozes from the channel region to the LDD region and the electric current paths spread to the entire LDD region. On the other hand, the reason that the OFF current is effectively reduced is undoubtedly that the electric field at the interface between the channel and LDD regions is weakened. However, it should be noted that the depletion region is formed at the drain edge owing to the "pseudo" space-charge region in the channel region, where the carrier density is much lower than in the other channel region, although the net space-charge does not exist.
引用
收藏
页码:705 / 709
页数:5
相关论文
共 50 条
  • [31] A 0.5-MU-M EEPROM CELL USING POLY-SI TFT TECHNOLOGY
    SATO, A
    MOMIYAMA, Y
    NARA, Y
    SUGII, T
    ARIMOTO, Y
    ITO, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (11) : 2126 - 2126
  • [32] Analysis of boron pile-up at the Si-SiO2 interface 2 using 2-D process and device simulation
    Hyodo, T
    Taji, S
    Yoshida, N
    Kameda, M
    Watanabe, H
    Shiota, I
    SISPAD '96 - 1996 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 1996, : 87 - 88
  • [33] OPTIMIZATION OF LDD MOSFETS USING COUPLED 2-D SIMULATIONS
    HUSAIN, A
    MATHUR, R
    WU, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2386 - 2386
  • [34] Improvement of Learning Efficiency in Neural Network using Poly-Si TFTs by Synapse TFTs with LDD Structure
    Morita, Ryohei
    Maeda, Yoshiharu
    Matsuda, Tokiyoshi
    Kimura, Mutsumi
    2015 22nd International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD), 2015, : 141 - 142
  • [35] Study of the Electrical Behavior of Metal/α-SiC:H/poly-Si(N) Structure Using Simulation
    Papadopoulou, P.
    Stavrinides, S. G.
    Hanias, M.
    Magafas, L.
    ACTA PHYSICA POLONICA A, 2015, 127 (04) : 1349 - 1351
  • [36] Analysis of hot carrier effects in low temperature poly-Si TFTs using device simulator
    Uraoka, Y
    Katayama, T
    Fuyuki, T
    Kawamura, T
    Tsuchihashi, Y
    ICMTS 2001: PROCEEDINGS OF THE 2001 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2001, : 251 - 256
  • [37] DEVICE LAYER TRANSFERRED POLY-SI TFT ARRAY FOR HIGH-RESOLUTION LIQUID-CRYSTAL PROJECTOR
    SUMIYOSHI, K
    SATO, Y
    KANEKO, S
    SAKAMOTO, M
    IMAI, M
    KATO, Y
    WADA, S
    KOHASHI, H
    ASHIBE, M
    OHMACHI, T
    KUBOTA, K
    ENDO, N
    1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 165 - 168
  • [38] A new poly-Si TG-TFT with diminished pseudosubthreshold region: Theoretical investigation and analysis
    Orouji, AA
    Kumar, MJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1815 - 1820
  • [39] Selective oxidation of poly-Si with embedded Ge nanocrystals in Si/SiO2/Ge(NCs)/poly-Si structure for memory device fabrication
    Stepina, N. P.
    Kirienko, V. V.
    Dvurechenskii, A. V.
    Alyamkin, S. A.
    Armbrister, V. A.
    Nenashev, A. V.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (02)
  • [40] A physically-based built-in Spice Poly-Si TFT model for circuit simulation and reliability evaluation
    Chung, SS
    Chen, DC
    Cheng, CT
    Yeh, CF
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 139 - 142