共 50 条
- [32] Analysis of boron pile-up at the Si-SiO2 interface 2 using 2-D process and device simulation SISPAD '96 - 1996 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 1996, : 87 - 88
- [34] Improvement of Learning Efficiency in Neural Network using Poly-Si TFTs by Synapse TFTs with LDD Structure 2015 22nd International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD), 2015, : 141 - 142
- [36] Analysis of hot carrier effects in low temperature poly-Si TFTs using device simulator ICMTS 2001: PROCEEDINGS OF THE 2001 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2001, : 251 - 256
- [37] DEVICE LAYER TRANSFERRED POLY-SI TFT ARRAY FOR HIGH-RESOLUTION LIQUID-CRYSTAL PROJECTOR 1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 165 - 168
- [40] A physically-based built-in Spice Poly-Si TFT model for circuit simulation and reliability evaluation IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 139 - 142