A novel self-aligned bottom gate poly-Si TFT with in-situ LDD

被引:14
|
作者
Zhang, SD [1 ]
Han, RQ
Chan, MSJ
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
[2] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
关键词
bottom gate; LDD; self-aligned structure; thin flim transistor;
D O I
10.1109/55.936354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A lithography independent self-aligned bottom gate thin film transistor (SABG-TFT) technology is proposed and experimentally demonstrated. The unique feature of the technology is the formation of self-aligned and symmetrical lightly doped source/drain (LDD) structure without any additional photolithographic or implantation steps. Thus, the number of masks used in the technology is the same as that in a conventional top gate TFT technology. Moreover, devices formed by the proposed method have thick source/drain and a thin channel region for providing low source/drain resistance and improved IV characteristics, P-channel TFT devices are fabricated using a simple low temperature (less than or equal to 600 degreesC) process, The fabricated SABG-TFT exhibits symmetrical transfer characteristics when the polarity of source/drain bias is reversed. The effective mobility and on-off current ratio of the devices are about 35 cm(2)/V-s and 6 x 10(6) respectively.
引用
收藏
页码:393 / 395
页数:3
相关论文
共 50 条
  • [1] A novel self-aligned gate-overlapped LDD poly-Si TFT with high reliability and performance
    Hatano, M
    Akimoto, H
    Sakai, T
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 523 - 526
  • [2] A novel laser-processed self-aligned gate-overlapped LDD poly-Si TFT
    Lin, CW
    Tseng, CH
    Chang, TK
    Lin, CW
    Wang, WT
    Cheng, HC
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (03) : 133 - 135
  • [3] Fabrication and properties of self-aligned double-gate poly-Si TFT
    Zhang, SD
    Chan, MS
    Han, RQ
    Guan, XL
    Liu, XY
    Wang, YY
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 1442 - 1445
  • [4] Improved lifetime of poly-Si TFTs with a self-aligned gate-overlapped LDD structure
    Mishima, Y
    Ebiko, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) : 981 - 985
  • [5] Self-aligned offset gated poly-Si TFT's with a floating sub-gate
    Park, CM
    Min, BH
    Jun, JH
    Yoo, JS
    Han, MK
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (01) : 16 - 18
  • [6] A new dopant activation technique for poly-Si TFTs with a self-aligned gate-overlapped LDD structure
    Ohgata, K
    Mishima, Y
    Sasaki, N
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 205 - 208
  • [7] A novel self-aligned poly-Si TFT with field-induced drain formed by the damascene process
    Park, JH
    Kim, O
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (04) : 249 - 251
  • [8] A novel self-aligned ultra-thin elevated channel low temperature CMOS poly-Si TFT
    Xiong, ZB
    Liu, HT
    Zhu, CX
    Sin, JKO
    THIN FILM TRANSISTOR TECHNOLOGIES VI, PROCEEDINGS, 2003, 2002 (23): : 42 - 46
  • [9] Self-aligned offset gate poly-Si TFTs using photoresist trimming technology
    LongYan Wang
    Lei Sun
    DeDong Han
    Yi Wang
    ManSun Chan
    ShengDong Zhang
    Science China Information Sciences, 2015, 58 : 1 - 6
  • [10] Hydrogenation in Self-Aligned Metal Double-Gate LT Poly-Si TFTs
    Shika, Yusuke
    Okabe, Yasunori
    Ogata, Hiroyuki
    Kondo, Kenji
    Hara, Akito
    IDW'11: PROCEEDINGS OF THE 18TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2011, : 185 - 186