RAPANUI:: A case study in rapid prototyping for multiprocessor system-on-chip

被引：0

作者：

Paya-Vaya, Guillermo ^{[1
]}

Martin-Langerwerf, Javier ^{[1
]}

Pirsch, Peter ^{[1
]}

机构：

[1] Leibniz Univ Hannover, Inst Microelect Syst, Hannover, Germany

来源：

DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS | 2007年

关键词：

design verification and modeling; emulation; prototyping; case study;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a case study in a new rapid prototyping-based design framework for exploring and validating complex multiprocessor architectures for multimedia applications. The goal of the presented methodology is to speed up and improve the verification flow of a multiprocessor system that will finally be implemented as an ASIC. The case study consists of a 64-bit compatible AMBA AHB system bus which connects up to 14.32-Bit RISC processors to a host interface. A typical parallel computing application has been implemented for the parameterized multiprocessor system. The employed FPGA emulation environment increases by up to 200 the simulation frequency of the global system on a workstation (2.2 GHz AMD Dual Opteron with 8 GB RAM). Moreover a stand-alone emulation can be performed at the maximum achievable frequency (65 MHz).

引用

页码：215 / 221

页数：7

共 50 条

[41] A real-time asymmetric multiprocessor reconfigurable system-on-chip architecture
Xie, X
Williams, JA
Bergmann, NW
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
[42] An optimal memory allocation for application-specific multiprocessor system-on-chip
Meftali, S
Gharsalli, F
Rousseau, F
Jerraya, AA
ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 19 - 24
[43] Design-Time Energy Optimization for Asymmetric Multiprocessor System-on-Chip
Yun, Yonghee
Kim, Young Hwan
2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 143 - 144
[44] Prototype Design of Cluster-based Homogeneous Multiprocessor System-on-Chip
Geng, Luo-Feng
Zhang, Duo-Li
Gao, Ming-Lun
Chen, Ying-Chun
Du, Gao-Ming
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 311 - 315
[45] Resource manager for non-preemptive heterogeneous multiprocessor system-on-chip
Kumar, Akash
Mesman, Bart
Theelen, Bart
Corporaal, Henk
Yajun, Ha
PROCEEDINGS OF THE 2006 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL TIME MULTIMEDIA, 2006, : 33 - +
[46] Post-Silicon Code Coverage for Multiprocessor System-on-Chip Designs
Balston, Kyle
Karimibiuki, Mehdi
Hu, Alan J.
Ivanov, Andre
Wilton, Steven J. E.
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (02) : 242 - 246
[47] Traffic-Aware Application Mapping for Network-on-Chip based Multiprocessor System-on-Chip
Yang, Lei
Liu, Weichen
Jiang, Weiwen
Zhang, Wei
Li, Mengquan
Yi, Juan
Liu, Duo
Sha, Edwin H. -M.
2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 571 - 576
[48] System-level design optimization of reliable and low power multiprocessor system-on-chip
Shafik, Rishad A.
Al-Hashimi, Bashir M.
Reeve, Jeff S.
MICROELECTRONICS RELIABILITY, 2012, 52 (08) : 1735 - 1748
[49] Introduction to the Special Section on Multiprocessor System-on-Chip for Cyber-Physical Systems
Huebner, Michael
Herkersdorf, Andreas
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
[50] Publish-Subscribe Programming for a NoC-based Multiprocessor System-on-Chip
Hamerski, Jean Carlo
Abich, Geancarlo
Reis, Ricardo
Ost, Luciano
Amory, Alexandre
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2663 - 2666

← 1 2 3 4 5 →