Prototype Design of Cluster-based Homogeneous Multiprocessor System-on-Chip

被引：0

作者：

Geng, Luo-Feng ^{[1
]}

Zhang, Duo-Li ^{[1
]}

Gao, Ming-Lun ^{[1
]}

Chen, Ying-Chun ^{[1
]}

Du, Gao-Ming ^{[1
]}

机构：

[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Peoples R China

来源：

PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION | 2009年

关键词：

Multiprocessor System-on-Chip (MPSoC); Network-on-Chip (NoC); FPGA Prototype design; Cluster-based architecture; ARCHITECTURE; PROCESSOR;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The Multiprocessor System-on-Chip (MPSoC) is a promising solution for future complex computer and embedded systems. And, the Network-on-Chip (NoC) has been proposed as the future on-chip interconnection. Whereas, the NoCs bring more challenge on parallel programming and synchronization of different processor cores. This paper proposes a new cluster-based homogeneous MPSoC architecture, which adopts the hybrid interconnection composed of both bus-based and NoC architecture. This architecture has been implemented as a prototype by FPGA device, which integrates 17 processor cores. The performances of this prototype are evaluated under two real applications, matrix chain multiplication and JPEG picture decoding. The speedup ratio of this prototype is up to 15.850.

引用

页码：311 / 315

页数：5

共 50 条

[1] PERFORMANCE EVALUATION OF CLUSTER-BASED HOMOGENEOUS MULTIPROCESSOR SYSTEM-ON-CHIP USING FPGA DEVICE
Geng Luo-feng
Zhang Duo-li
Gao Ming-Lun
[J]. PROCEEDINGS OF THE 2009 FOURTH INTERNATIONAL CONFERENCE ON EMBEDDED AND MULTIMEDIA COMPUTING, 2009, : 110 - 113
[2] Cluster-based test architecture design for system-on-chip
Goel, SK
Marinissen, EJ
[J]. 20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 259 - 264
[3] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
Hu Yue-li
Ding Qian
[J]. 2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
[4] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
Phanibhushana, Bharath
Kundu, Sandip
[J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
[5] Scalable multistage networks for multiprocessor system-on-chip design
Meftali, S
Dekeyser, JL
Scherson, ID
[J]. 8th International Symposium on Parallel Architectures, Algorithms and Networks, Proceedings, 2005, : 352 - 356
[6] Generic architecture platform for multiprocessor system-on-chip design
Baghdadi, A
Zergainoh, NE
Lyonnard, D
Jerraya, AA
[J]. ARCHITECTURE AND DESIGN OF DISTRIBUTED EMBEDDED SYSTEMS, 2001, 61 : 53 - 63
[7] Multiprocessor System-on-Chip Design for Industrial Wireless Application
Surantha, Nico
Maria, Astri
Nagao, Yuhei
Ochi, Hiroshi
[J]. 2016 INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND SMART DEVICES (ISESD), 2016, : 57 - 62
[8] A UML for a multiprocessor system-on-chip
Bique, Stephen
[J]. WMSCI 2006: 10TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL IV, PROCEEDINGS, 2006, : 218 - 223
[9] Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip
Phi-Hung Pham
Song, Junyoung
Park, Jongsun
Kim, Chulwoo
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) : 173 - 177
[10] Interfacing UML 2.0 for multiprocessor System-on-Chip design flow
Riihimaki, Jouni
Kukkala, Petri
Kangas, Tero
Hannikainen, Marko
Hamalainen, Timo D.
[J]. 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 108 - 111

← 1 2 3 4 5 →