Characterization of Locked Sequential Circuits via ATPG

被引:12
|
作者
Duvalsaint, Danielle [1 ]
Liu, Zeye [1 ]
Ravikumar, Ananya [2 ]
Blanton, Ronald D. [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
[2] PES Univ, Dept Elect & Commun Engn, Bangalore, Karnataka, India
关键词
Hardware Security; Logic Locking; Obfuscation;
D O I
10.1109/ITC-Asia.2019.00030
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Hardware security-related threats such as the insertion of malicious circuits, overproduction, and reverse engineering are of increasing concern in the IC industry. To mitigate these threats, various design-for-trust techniques have been developed, including sequential logic locking. Sequential logic locking protects a non-scanned design by employing a key-controlled entrance FSM, key-controlled transitions, or a combination of both techniques. Current methods for characterizing (attacking) the security of sequentially locked circuits do not have the scalability to be applicable to modern circuits. In addition, current methods often require the use of an oracle, which is a working, unlocked circuit that is assumed to be fully initializable and controllable. In this work, an oracle-free, ATPG-based approach is proposed for characterizing the security of a locked sequential circuit. This method is of several in a tool box called CLIC-A (Characterization of Locked ICs via ATPG). Experiments using CLIC-A demonstrate it is effective at recovering the key sequence from various sequentially locked circuits that have been locked using different locking methods.
引用
收藏
页码:97 / 102
页数:6
相关论文
共 50 条
  • [41] ATPG for Delay Defects in Current Mode Threshold Logic Circuits
    Palaniswamy, Ashok Kumar
    Tragoudas, Spyros
    Haniotakis, Themistoklis
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (11) : 1903 - 1913
  • [42] Why is combinational ATPG efficiently solvable for practical VLSI circuits?
    Prasad, MR
    Chong, P
    Keutzer, K
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (06): : 509 - 527
  • [43] Why is Combinational ATPG Efficiently Solvable for Practical VLSI Circuits?
    Mukul R. Prasad
    Philip Chong
    Kurt Keutzer
    [J]. Journal of Electronic Testing, 2001, 17 : 509 - 527
  • [44] A New User-Friendly ATPG Platform for Digital Circuits
    Lipovsky, M.
    Svarc, J.
    Gramatova, E.
    Fiser, P.
    [J]. 2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2016, : 210 - 213
  • [45] Symbolic optimization of FSM networks based on sequential ATPG techniques
    Ferrandi, F
    Fummi, F
    Macii, E
    Poncino, M
    Sciuto, D
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 467 - 470
  • [46] A D-M Chaotic Model ATPG in Mixed Circuits BIST
    Zhu, Min
    Lin, Jian-jun
    Wang, Li
    Zhao, Dong-yang
    Fu, Dong-hai
    [J]. INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE: TECHNIQUES AND APPLICATIONS, AITA 2016, 2016, : 64 - 68
  • [47] Testability analysis and multi-frequency ATPG for analog circuits and systems
    Huynh, SD
    Kim, S
    Soma, M
    Zhang, JY
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 376 - 383
  • [48] ATPG for Mixed-Signal Circuits Using Commercial Digital Tools
    Wegener, Carsten
    [J]. 2014 19TH INTERNATIONAL MIXED-SIGNALS, SENSORS AND SYSTEMS TEST WORKSHOP (IMS3TW), 2014,
  • [49] Integrating symbolic techniques in ATPG-based sequential logic optimization
    San Millán, E
    Entrena, L
    Espejo, JA
    Chiusano, S
    Corno, F
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 516 - 520
  • [50] A framework of high-quality transition fault ATPG for scan circuits
    Kajihara, Seiji
    Morishima, Shohei
    Takuma, Akane
    Wen, Xiaoqing
    Maeda, Toshiyuki
    Hamada, Shuji
    Sato, Yasuo
    [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 35 - +