Integrating symbolic techniques in ATPG-based sequential logic optimization

被引：0

作者：

San Millán, E ^{[1
]}

Entrena, L ^{[1
]}

Espejo, JA ^{[1
]}

Chiusano, S ^{[1
]}

Corno, F ^{[1
]}

机构：

[1] Univ Carlos III Madrid, Dpto Ingn Elect Elect & Automat, Madrid, Spain

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS | 1999年

关键词：

D O I：

10.1109/DATE.1999.761175

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a new integrated approach to logic optimization for sequential circuits. The approach is based on the Redundancy Addition and Removal algorithm. which is based on Automatic Test Pattern Generation (ATPG) techniques, and improves it using Symbolic Techniques based on BDDs. The advantage of the integrated approach lies in the ability of Symbolic Techniques to provide exact and extensive information about the sequential behavior of the portion of the circuit that is of interest to the logic optimization algorithm. Experimental results are provided that show the superiority of the approach to the original ATPG-based optimization approach.

引用

页码：516 / 520

页数：5

共 50 条

[1] Symbolic optimization of FSM networks based on sequential ATPG techniques
Ferrandi, F
Fummi, F
Macii, E
Poncino, M
Sciuto, D
[J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 467 - 470
[2] ATPG-based logic synthesis: An overview
Chang, CWJ
Marek-Sadowska, M
[J]. IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 786 - 789
[3] An ATPG-based framework for verifying sequential equivalence
Huang, SY
Cheng, KT
Chen, KC
Glaeser, U
[J]. INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 865 - 874
[4] ATPG-Based Cost-Effective, Secure Logic Locking
Sengupta, Abhrajit
Nabeel, Mohammed
Yasin, Muhammad
Sinanoglu, Ozgur
[J]. 2018 IEEE 36TH VLSI TEST SYMPOSIUM (VTS 2018), 2018,
[5] NEW ATPG TECHNIQUES FOR LOGIC OPTIMIZATION
JACOBY, R
MOCEYUNAS, P
CHO, H
HACHTEL, G
[J]. 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 548 - 551
[6] Program slicing for ATPG-based property checking
Vedula, VM
Townsend, WJ
Abraham, JA
[J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 591 - 596
[7] ATPG-Based Grading of Strong Fault-Secureness
Hunger, Marc
Hellebrand, Sybille
Czutro, Alejandro
Polian, Ilia
Becker, Bernd
[J]. 2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 269 - +
[8] Automotive IC on-line test techniques and the application of deterministic ATPG-based runtime test
Maeda, Yoichi
Matsushima, Jun
Press, Ron
[J]. 2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 232 - 236
[9] Efficient spectral techniques for sequential ATPG
Giani, A
Sheng, S
Hsiao, MS
Agrawal, VD
[J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 204 - 208
[10] Exploiting logic simulation to improve simulation-based sequential ATPG
Corno, F
Prinetto, P
Rebaudengo, M
Reorda, MS
Violante, M
[J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 68 - 73

← 1 2 3 4 5 →