共 25 条
- [1] Why is Combinational ATPG Efficiently Solvable for Practical VLSI Circuits? [J]. Journal of Electronic Testing, 2001, 17 : 509 - 527
- [2] LDS-ATPG - AN AUTOMATIC TEST PATTERN GENERATION SYSTEM FOR COMBINATIONAL VLSI CIRCUITS [J]. 1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 159 - 161
- [4] Characterization of Locked Combinational Circuits via ATPG [J]. 2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2019,
- [5] Verification system interface for VLSI combinational circuits [J]. 1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 408 - 411
- [7] Practical analysis of cyclic combinational circuits [J]. PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 381 - 384
- [10] Combinational test generation for acyclic sequential circuits using a balanced ATPG model [J]. VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 143 - 148