Tunability of Parasitic Channel in Gate-All-Around Stacked Nanosheets

被引:0
|
作者
Barraud, S. [1 ,2 ]
Previtali, B. [1 ,2 ]
Lapras, V. [1 ,2 ]
Vizioz, C. [1 ,2 ]
Hartmann, J. -M. [1 ,2 ]
Martinie, S. [1 ,2 ]
Lacord, J. [1 ,2 ]
Casse, M. [1 ,2 ]
Dourthe, L. [1 ,2 ]
Loup, V. [1 ,2 ]
Romano, G. [3 ]
Rambal, N. [1 ,2 ]
Chalupa, Z. [1 ,2 ]
Bernier, N. [1 ,2 ]
Audoit, G. [1 ,2 ]
Jannaud, A. [4 ]
Delaye, V. [1 ,2 ]
Balan, V. [1 ,2 ]
Rozeau, O. [1 ,2 ]
Ernst, T. [1 ,2 ]
Vinet, M. [1 ,2 ]
机构
[1] CEA, LETI, Minatec Campus, F-38054 Grenoble, France
[2] Univ Grenoble Alpes, Minatec Campus, F-38054 Grenoble, France
[3] STMicroelectronics, F-38926 Crolles, France
[4] SERMA Technol, Minatec Campus, F-38054 Grenoble, France
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, a comprehensive study going from the integration of 3D stacked nanosheets Gate-All-Around (GAA) MOSFET devices to SPICE modeling is proposed. Devices have been successfully fabricated on SOI substrates using a replacement high-kappa metal gate process and self-aligned-contacts. Back biasing is herein efficiently used to highlight a drastic improvement of electrostatics in the upper GAA Si channels. Advanced electrical characterization of these devices enabled us to calibrate a new version of physical compact model (LETI-NSP) in order to assess the performance of ring oscillators for different configurations of GAA FETs integrating up to 8 vertically stacked Si channels.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Investigation of Electrical Characteristic Behavior Induced by Channel-Release Process in Stacked Nanosheet Gate-All-Around MOSFETs
    Kim, Sihyun
    Kim, Munhyeon
    Ryu, Donghyun
    Lee, Kitae
    Kim, Soyoun
    Lee, Junil
    Lee, Ryoongbin
    Kim, Sangwan
    Lee, Jong-Ho
    Park, Byung-Gook
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (06) : 2648 - 2652
  • [22] Gate-all-around Ge FETs
    Liu, C. W.
    Chen, Y. -T.
    Hsu, S. -H.
    [J]. SIGE, GE, AND RELATED COMPOUNDS 6: MATERIALS, PROCESSING, AND DEVICES, 2014, 64 (06): : 317 - 328
  • [23] Analysis of DC Self Heating Effect in Stacked Nanosheet Gate-All-Around Transistor
    Kang, Min Jae
    Myeong, Ilho
    Kang, Myounggon
    Shin, Hyungcheol
    [J]. 2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 343 - 345
  • [24] Strain effect on performance of multi-stacked gate-all-around CMOS inverters
    Kim, Kihwan
    Lee, Ji Hwan
    Oh, Saeroonter
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (12)
  • [25] DC and low a frequency noise analysis of p channel gate all around vertically stacked silicon nanosheets
    Cretu, B.
    Veloso, A.
    Simoen, E.
    [J]. SOLID-STATE ELECTRONICS, 2022, 194
  • [26] Stacked SiGe/Si I/O FinFET device preparation in a vertically stacked gate-all-around technology
    Zhao, Fei
    Li, Yan
    Luo, Huaizhi
    Jia, Xiaofeng
    Zhang, Jiayi
    Mao, Xiaotong
    Li, Yongliang
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2023, 164
  • [27] Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices
    Zhang, Qingzhu
    Gu, Jie
    Xu, Renren
    Cao, Lei
    Li, Junjie
    Wu, Zhenhua
    Wang, Guilei
    Yao, Jiaxin
    Zhang, Zhaohao
    Xiang, Jinjuan
    He, Xiaobin
    Kong, Zhenzhen
    Yang, Hong
    Tian, Jiajia
    Xu, Gaobo
    Mao, Shujuan
    Radamson, Henry H.
    Yin, Huaxiang
    Luo, Jun
    [J]. NANOMATERIALS, 2021, 11 (03) : 1 - 15
  • [28] A dopingless gate-all-around (GAA) gate-stacked nanowire FET with reduced parametric fluctuation effects
    Singh, Sarabdeep
    Raman, Ashish
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (03) : 967 - 976
  • [29] A dopingless gate-all-around (GAA) gate-stacked nanowire FET with reduced parametric fluctuation effects
    Sarabdeep Singh
    Ashish Raman
    [J]. Journal of Computational Electronics, 2018, 17 : 967 - 976
  • [30] Analytical solution of subthreshold channel potential of gate underlap cylindrical gate-all-around MOSFET
    Zhang, Lining
    Ma, Chenyue
    He, Jin
    Lin, Xinnan
    Chan, Mansun
    [J]. SOLID-STATE ELECTRONICS, 2010, 54 (08) : 806 - 808