Achieving at-speed structural test

被引：27
|
作者：
Pateras, S [1 ]
机构：
[1] LogicVis, San Jose, CA 95110 USA
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2003年 / 20卷 / 05期
关键词：
D O I：
10.1109/MDT.2003.1232253
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In addition to structural test, BIST offers an alternative low-cost approach to at-speed testing. How should BIST be implemented to address at-speed testing? What issues remain to be solved? How can we deal with multicycle paths and different frequency domains? The author describes BIST implementation techniques to answer these questions.
引用
收藏
页码：26 / 33
页数：8
相关论文
共 50 条
  • [1] Optimal Test Margin Computation for At-Speed Structural Test
    Xiong, Jinjun
    Zolotov, Vladimir
    Visweswariah, Chandu
    Habitz, Peter A.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (09) : 1414 - 1423
  • [2] At-speed structural test for high-performance ASICs
    Iyengar, Vikram
    Yokota, Toshihiko
    Yamada, Kazuhiro
    Anemikos, Theo
    Bassett, Bob
    Degregorio, Mike
    Farmer, Rudy
    Grise, Gary
    Johnson, Mark
    Milton, Dave
    Taylor, Mark
    Woytowich, Frank
    [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 61 - +
  • [3] At-speed structural test: Getting more real every day
    Butler, Kenneth M.
    [J]. 2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 1014 - 1014
  • [4] Embedded at-speed test probe
    Aigner, M
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 932 - 937
  • [5] At-Speed Path Delay Test
    Chakraborty, Swati
    Walker, D. M. H.
    [J]. 2015 IEEE 24TH NORTH ATLANTIC TEST WORKSHOP (NATW), 2015, : 39 - 42
  • [6] Statistical Path Selection for At-Speed Test
    Zolotov, Vladimir
    Xiong, Jinjun
    Fatemi, Hanif
    Visweswariah, Chandu
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (05) : 749 - 759
  • [7] Programmable logic BIST for at-speed test
    Huang, Yu
    Lin, Xijiang
    [J]. PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 295 - +
  • [8] Optimal margin computation for at-speed test
    Xiong, Jinjun
    Zolotov, Vladimir
    Visweswariah, Chandu
    Habitz, Peter A.
    [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 539 - +
  • [9] Design for at-speed structural test and performance verification of high-performance ASICs
    Iyengar, Vikram
    Johnson, Mark
    Anemikos, Theo
    Grise, Gary
    Taylor, Mark
    Farmer, Rudy
    Woytowich, Frank
    Bassett, Bob
    [J]. PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 567 - 570
  • [10] Variation-aware performance verification using at-speed structural test and statistical timing
    Iyengar, Vikram
    Xiong, Jinjun
    Venkatesan, Subbayyan
    Zolotov, Vladimir
    Lackey, David
    Habitz, Peter
    Visweswariah, Chandu
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 405 - +
12345