Achieving at-speed structural test

被引：27
|
作者：
Pateras, S [1 ]
机构：
[1] LogicVis, San Jose, CA 95110 USA
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2003年 / 20卷 / 05期
关键词：
D O I：
10.1109/MDT.2003.1232253
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In addition to structural test, BIST offers an alternative low-cost approach to at-speed testing. How should BIST be implemented to address at-speed testing? What issues remain to be solved? How can we deal with multicycle paths and different frequency domains? The author describes BIST implementation techniques to answer these questions.
引用
收藏
页码：26 / 33
页数：8
相关论文
共 50 条
  • [31] Optimizing test hardware for at-speed testing of datapaths in an integrated circuit
    Bhattacharya, D
    Freeman, S
    Lin, B
    [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 289 - 296
  • [32] Development of an ATE Test Cell for At-Speed Characterization and Production Testing
    Moreira, Jose
    [J]. 2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
  • [33] An approach to test compaction for scan circuits that enhances at-speed testing
    Pomeranz, I
    Reddy, SM
    [J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 156 - 161
  • [34] Using At-Speed BIST to Test LVDS Serializer/Deserializer Function
    Magnus Eckersand
    Fredrik Franzon
    Ken Filliter
    [J]. Journal of Electronic Testing, 2002, 18 : 171 - 177
  • [35] A new self-test structure for at-speed test of crosstalk in SoC busses
    Yang, J
    Hu, C
    Shi, YH
    Zhang, Z
    Shi, LX
    [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 633 - 636
  • [36] At-speed built-in test for logic circuits with multiple clocks
    Hatayama, K
    Nakao, M
    Sato, Y
    [J]. PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 292 - 297
  • [37] Using At-speed BIST to test LVDS serializer/deserializer function
    Eckersand, M
    Franzon, F
    Filliter, K
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 171 - 177
  • [38] Using at-speed BIST to test LVDS serializer/deserializer function
    Eckersand, M
    Franzon, F
    Filliter, K
    [J]. ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 140 - 145
  • [39] A delay fault model for at-speed fault simulation and test generation
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 257 - +
  • [40] A test site thermal control system for at-speed manufacturing testing
    Malinoski, M
    Maveety, J
    Knostman, S
    Jones, T
    [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 119 - 128
12345