A 5.2 GHz CMOS low noise amplifier with high-Q inductors embedded in wafer-level chip-scale package

被引：1

作者：

Fukuda, Satoshi ^{[1
]}

Ito, Hiroyuki ^{[2
]}

Itoi, Kazuhisa ^{[3
]}

Sato, Masakazu ^{[3
]}

Ito, Tatsuya ^{[3
]}

Yamauchi, Ryozo ^{[4
]}

Okada, Kenichi ^{[1
]}

Masu, Kazuya ^{[1
]}

机构：

[1] Tokyo Inst Technol, Integrated Res Inst, Midori Ku, 4259-R2-17 Nagatsuta, Yokohama, Kanagawa 2268503, Japan

[2] Tokyo Inst Technol, Precis & Intelligence Lab, Midori Ku, Yokohama 2268503, Japan

[3] Fujikura Ltd, Elect Device Lab, Chiba 2858550, Japan

[4] Fujikura Ltd, Tokyo 1358512, Japan

来源：

2007 IEEE INTERNATIONAL WORKSHOP ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY, PROCEEDINGS: ENABLING TECHNOLOGIES FOR EMERGING WIRELESS SYSTEMS | 2007年

关键词：

D O I：

10.1109/RFIT.2007.4443913

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a low noise amplifier (LNA) with high-Q inductors in a wafer-level chip-scale package (WL-CSP) process. Q-factor of inductors has big impacts on characteristics of LNAs, thus we investigate availability of WL-CSP high-Q inductors. A common-source LNA with inductive degeneration is used for discussion. The 5.2 GHz LNA with WL-CSP inductors provides a noise figure of 1.7 dB which is 1.5 dB smaller than that with on-chip inductors.

引用

下载

页码：34 / +

页数：2

共 50 条

[1] High-Q On-Chip Inductors Embedded in Wafer-Level Package for RFIC Applications
Feng, Tao
Cai, Jian
Kwon, Henri H. K.
Wang, Qian
Dou, Xinyu
2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 121 - +
[2] On-chip high-Q inductor using wafer-level chip-scale package technology
Yang, Hsueh-An
Wang, Chen-Chao
Zheng, Po-Jen
Wang, Wei-Chung
2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176
[3] On-chip high-Q variable inductor using wafer-level chip-scale package technology
Okada, Kenichi
Sugawara, Hirotaka
Ito, Hiroyuki
Itoi, Kazuhisa
Sato, Masakazu
Abe, Hiroshi
Ito, Tatsuya
Masu, Kazuya
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2401 - 2406
[4] Performance Optimization of FBAR Filters with Wafer-Level Chip-Scale Package Using Embedded Matching Inductors on Multilayer PCB
Yu, Huaiqiang
Wang, Xi
Peng, Xiao
Zhang, Lei
Jiang, Pingying
Zhao, Xuemei
Deng, Like
Ma, Jinyi
2022 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS, IMWS-AMP, 2022,
[5] Comparison of compact on-chip inductors embedded in wafer-level package
Itoi, K
Sato, M
Okada, K
Masu, K
Ito, T
55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
[6] Analysis of high-Q on-chip inductors realized by wafer-level packaging techniques
Sun, X
Carchon, G
De Raedt, W
Beyne, E
53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1510 - 1515
[7] Wafer-level packaging technology for high-Q on-chip inductors and transmission lines
Carchon, GJ
De Raedt, W
Beyne, E
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2004, 52 (04) : 1244 - 1251
[8] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks
Guo, Ping
Meng, Hongling
Dan, Lin
Zhao, Jianye
IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
[9] A CMOS Voltage-Controlled Oscillator using high-Q on-chip inductor implemented in a wafer-level package
Yoon, SW
Pinel, S
Laskar, J
2005 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-4, 2005, : 1357 - 1360
[10] Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package
Wang, Kai-Li
Lin, Bing-Yang
Wu, Cheng-Wen
Lee, Mincent
Chen, Hao
Lin, Hung-Chih
Peng, Ching-Nen
Wang, Min-Jer
IEEE DESIGN & TEST, 2017, 34 (03) : 50 - 58

← 1 2 3 4 5 →