共 50 条
- [31] A simplified modulo (2n-1) squaring scheme for residue number system Eurocon 2005: The International Conference on Computer as a Tool, Vol 1 and 2 , Proceedings, 2005, : 615 - 618
- [32] An optimized architecture for modulo (2n-2p+1) multipliers IEICE ELECTRONICS EXPRESS, 2015, 12 (01):
- [34] A Logarithmic Depth Quantum Carry-Lookahead Modulo (2n-1) Adder PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 125 - 130
- [35] RM(2N-1) AND PHIN(2N-1) FAMILIES IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII MATEMATIKA, 1990, (01): : 84 - 86
- [36] Fast modulo 2n-1 and 2n+1 adder using carry-chain on FPGA 2013 ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2013, : 1155 - 1159
- [37] FPGA Implementation of a Novel Multifunction Modulo (2n ± 1) Multiplier Using Radix-4 Booth Encoding Scheme APPLIED SCIENCES-BASEL, 2023, 13 (18):
- [39] An improved architecture for designing modulo (2n-2p+1) multipliers IEICE ELECTRONICS EXPRESS, 2012, 9 (14): : 1141 - 1146
- [40] An universal architecture for designing modulo (2n-2p-1) multipliers IEICE ELECTRONICS EXPRESS, 2012, 9 (03): : 193 - 199