共 50 条
- [21] High-speed redundant modulo 2n-1 adder 2006 IEEE INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2006, : 80 - +
- [22] A family of parallel-prefix modulo 2n-1 adders IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 326 - 336
- [23] Design of efficient modulo 2n+1 multipliers IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (01): : 49 - 57
- [25] Memristor Based Modulo Multiplier Design For (2n-1) and 2n Radix PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 20 - 24
- [26] An area-reduced scheme for modulo 2n-1 addition/subtraction FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 396 - 399
- [27] An Efficient Power-Area-Delay Modulo 2n-1 Multiplier 15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 157 - 160
- [29] Parallel-Prefix Ling Structures for Modulo 2n-1 Addition 2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 16 - 23
- [30] Hard Multiple Generator for Higher Radix Modulo 2n-1 Multiplication PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 121 - 124