Low-temperature dopant activation using nanosecond ultra-violet laser annealing for monolithic 3D integration

被引:5
|
作者
Kim, Jin-Hyun [1 ,2 ]
Ji, Hyung-Min [1 ]
Manh-Cuong Nguyen [1 ]
An Hoang-Thuy Nguyen [1 ]
Kim, Sang-Woo [1 ]
Baek, Jong-Yeon [1 ]
Kim, Jiyoung [2 ]
Choi, Rino [1 ]
机构
[1] Inha Univ, Dept Mat Sci & Engn, Incheon 22212, South Korea
[2] Univ Texas Dallas, Dept Mat Sci & Engn, Richardson, TX 75080 USA
基金
新加坡国家研究基金会;
关键词
Dopant activation; Nanosecond laser; Laser annealing; Monolithic 3D integration; Low temperature process;
D O I
10.1016/j.tsf.2021.138864
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Nanosecond ultra-violet (UV) laser annealing was introduced to overcome the thermal degradation of the bottom layer device during top layer device junction formation in monolithic 3D integration. A simulation was performed to predict the thermal effects and the temperature distribution of the top and bottom layers during laser annealing. The dopant distribution, surface morphology, and crystallinity were characterized after laser annealing. The electrical properties were identified from the sheet resistance and current-voltage characteristics. A single crystal silicon phase was observed after applying top-hat shaped single pulse UV laser with the optimal fluence of 1.4 J/cm2. With a much lower thermal budget, the laser-annealed junction achieved an abrupt doping profile and low sheet resistance and low leakage current that were comparable to rapid thermal annealing or solid-phase epitaxial regrowth.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] Dopant Activation of In Situ Phosphorus-Doped Silicon Using Multi-Pulse Nanosecond Laser Annealing
    Shin, Hyunsu
    Lee, Minhyung
    Ko, Eunjung
    Ryu, Hwa-yoen
    Park, Seran
    Kim, Eunha
    Ko, Dae-Hong
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2020, 217 (12):
  • [22] Ultra High Density Logic Designs Using Transistor-Level Monolithic 3D Integration
    Lee, Young-Joon
    Morrow, Patrick
    Lim, Sung Kyu
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 539 - 546
  • [23] Ultra-Efficient Edge AI using FeFET-based Monolithic 3D Integration
    Kumar, Shubham
    Chauhan, Yogesh Singh
    Amrouch, Hussam
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [24] Pulsed Laser Annealing: A scalable and practical technology for monolithic 3D IC
    Rajendran, Bipin
    Henning, Albert K.
    Cronquist, Brian
    Or-Bach, Zvi
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [25] Bonding Based Channel Transfer and Low Temperature Process for Monolithic 3D Integration Platform Development
    Choi, Rino
    Yu, Hyun-Yong
    Kim, Hyungsub
    Ryu, Han-Youl
    Bae, Hee-Kyung
    Choi, Kevin Kinam
    Cha, Yong-Won
    Choi, Changhwan
    2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
  • [26] Asymmetric Low Temperature Bonding Structure Using Ultra-thin Buffer Layer Technique for 3D Integration
    Liang, Hao-Wen
    Yu, Ting-Yang
    Chang, Yao-Jen
    Chen, Kuan-Neng
    PROCEEDINGS OF THE 2016 IEEE 23RD INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2016, : 312 - 315
  • [27] Low temperature bonding for 3D integration FOREWORD
    Fujino, Masahisa
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2022, 61 (SF)
  • [28] Low Temperature Cu/In Bonding for 3D Integration
    Panchenko, Iuliana
    Bickel, Steffen
    Meyer, Joerg
    Mueller, Maik
    Wolf, Juergen M.
    2017 5TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2017, : 17 - 17
  • [29] Low Temperature Bonding for 3D Integration FOREWORD
    Suga, Tadatomo
    Shigekawa, Naoteru
    Higurashi, Eiji
    Shimatsu, Takehito
    Sugiyama, Masakazu
    Takagi, Hideki
    Toyoda, Noriaki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (02)
  • [30] Low temperature bonding technology for 3D integration
    Ko, Cheng-Ta
    Chen, Kuan-Neng
    MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 302 - 311