Low-temperature dopant activation using nanosecond ultra-violet laser annealing for monolithic 3D integration

被引:5
|
作者
Kim, Jin-Hyun [1 ,2 ]
Ji, Hyung-Min [1 ]
Manh-Cuong Nguyen [1 ]
An Hoang-Thuy Nguyen [1 ]
Kim, Sang-Woo [1 ]
Baek, Jong-Yeon [1 ]
Kim, Jiyoung [2 ]
Choi, Rino [1 ]
机构
[1] Inha Univ, Dept Mat Sci & Engn, Incheon 22212, South Korea
[2] Univ Texas Dallas, Dept Mat Sci & Engn, Richardson, TX 75080 USA
基金
新加坡国家研究基金会;
关键词
Dopant activation; Nanosecond laser; Laser annealing; Monolithic 3D integration; Low temperature process;
D O I
10.1016/j.tsf.2021.138864
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Nanosecond ultra-violet (UV) laser annealing was introduced to overcome the thermal degradation of the bottom layer device during top layer device junction formation in monolithic 3D integration. A simulation was performed to predict the thermal effects and the temperature distribution of the top and bottom layers during laser annealing. The dopant distribution, surface morphology, and crystallinity were characterized after laser annealing. The electrical properties were identified from the sheet resistance and current-voltage characteristics. A single crystal silicon phase was observed after applying top-hat shaped single pulse UV laser with the optimal fluence of 1.4 J/cm2. With a much lower thermal budget, the laser-annealed junction achieved an abrupt doping profile and low sheet resistance and low leakage current that were comparable to rapid thermal annealing or solid-phase epitaxial regrowth.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Low Temperature Hybrid Wafer Bonding for 3D Integration
    Damian, A. A.
    Poelma, R. H.
    van Zeijl, H. W.
    Zhang, G. Q.
    2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
  • [42] Investigation of Low Temperature Cu/In Bonding in 3D Integration
    Hsieh, Yu-Sheng
    Shen, Ting-Ting
    Chien, Yu-San
    Chen, Kuan-Neng
    Shinozaki, Yuko
    Kawasaki, Naohiko
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 383 - 386
  • [43] Low-Temperature Monolithic Three-Layer 3-D Process for FPGA
    Zhang, Zhiping
    Chen, Chien-Yu
    Crnogorac, Filip
    Chen, Shu-Lu
    Griffin, Peter B.
    Pease, R. Fabian
    Plummer, James D.
    Wong, S. Simon
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) : 1044 - 1046
  • [44] 3D FPGA using high-density interconnect Monolithic Integration
    Turkyilmaz, Ogun
    Cibrario, Gerald
    Rozeau, Olivier
    Batude, Perrine
    Clermidy, Fabien
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [45] Template for 3D Printing a Low-Temperature Plasma Probe
    Martinez-Jarquin, Sandra
    Moreno-Pedraza, Abigail
    Guillen-Alonso, Hector
    Winkler, Robert
    ANALYTICAL CHEMISTRY, 2016, 88 (14) : 6976 - 6980
  • [46] 3D MEMS fabrication using low-temperature wafer bonding with benzocyclobutene (BCB)
    Chou, TKA
    Najafi, K
    TRANSDUCERS '01: EUROSENSORS XV, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2001, : 1570 - 1573
  • [47] Low-temperature preparation of PbZrTiO3/TiNi/Si heterostructures by laser annealing
    Pan, HC
    Tsai, HL
    Chou, CC
    INTEGRATED FERROELECTRICS, 2002, 46 : 163 - 173
  • [48] Copper Filled TSV Formation with Parylene-HT Insulator for Low-Temperature Compatible 3D Integration
    Bui Thanh Tung
    Cheng, Xiaojin
    Watanabe, Naoya
    Kato, Fumiki
    Kikuchi, Katsuya
    Aoyagi, Masahiro
    2014 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2014,
  • [49] ns laser annealing for junction activation preserving inter-tier interconnections stability within a 3D sequential integration
    Fenouillet-Beranger, C.
    Acosta-Alba, P.
    Mathieu, B.
    Kerdiles, S.
    Samson, M-P.
    Previtali, B.
    Rambal, N.
    Lapras, V.
    Ibars, F.
    Roman, A.
    Kachtouli, R.
    Besson, P.
    Nieto, J-P.
    Pasini, L.
    Brunet, L.
    Aussenac, F.
    Hartmann, J-M.
    Mazzamuto, F.
    Toque-Tresonne, I.
    Huet, K.
    Batude, P.
    Vinet, M.
    2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
  • [50] Surface smoothing of Au plated films by template stripping towards low-temperature bonding for 3D integration
    Thu, Le Hac Huong
    Matsumae, Takashi
    Kurashima, Yuichi
    Takagi, Hideki
    Higurashi, Eiji
    2021 7TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2021, : 6 - 6