Interconnect Design for Subthreshold Circuits

被引:19
|
作者
Pable, Sachin D. [1 ,2 ]
Hasan, Mohd [1 ]
机构
[1] Aligarh Muslim Univ, Zakir Husain Coll Engn & Technol, Dept Elect Engn, Aligarh 202002, Uttar Pradesh, India
[2] Padmashri Dr Vithalrao Vikhe Patil Coll Engn, Elect & Telecommun Engn Dept, Ahmednagar 414111, Maharastra, India
关键词
Aspect ratio scaling; interconnect; mixed carbon nanotube (CNT) bundle; subthreshold; single-wall carbon nanotube (SWCNT); CARBON-NANOTUBE INTERCONNECTS; POWER DESIGN;
D O I
10.1109/TNANO.2012.2189015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Designing ultralow-power (ULP) efficient very large scale integration digital circuits have received widespread attention due to the rapid growth of portable applications. Device operating in subthreshold region has a strong potential toward satisfying the ULP conditions of portable systems. This paper mainly investigated and compared the performance of single-wall carbon nanotube (SWCNT), Cu, and mixed CNT bundle interconnects for different interconnect lengths and biasing levels under subthreshold conditions. It proposes that individual SWCNT can be used for short and intermediate length interconnects at different bias points in the subthreshold region due to less critical interconnect resistance contrary to superthreshold region. Furthermore, performance analysis of global interconnect shows that in moderate subthreshold region, scaled Cu interconnect performs better than individual SWCNT and mixed CNT bundle, whereas in deep subthreshold region individual SWCNT is still better.
引用
收藏
页码:633 / 639
页数:7
相关论文
共 50 条
  • [31] Variation Resilient Adaptive Controller for Subthreshold Circuits
    Mishra, Biswajit
    Al-Hashimi, Bashir M.
    Zwolinski, Mark
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 142 - 147
  • [32] Gate-level body biasing for subthreshold logic circuits: analytical modeling and design guidelines
    Albano, D.
    Lanuzza, M.
    Taco, R.
    Crupi, F.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (11) : 1523 - 1540
  • [33] Design of Schmitt Trigger Logic Gates Using DTMOS for Enhanced Electromagnetic Immunity of Subthreshold Circuits
    Kim, Kyungsoo
    Kim, SoYoung
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2015, 57 (05) : 963 - 972
  • [34] A calibration scheme for subthreshold current mode circuits
    Santos, JC
    Serrano-Gotarredona, T
    Linares-Barranco, B
    BIOENGINEERED AND BIOINSPIRED SYSTEMS II, 2005, 5839 : 369 - 380
  • [35] Guided Interconnect - The Next-Generation Flex Circuits for High-Performance System Design
    Kong, Jackson
    Cheah, Bok Eng
    Yong, Khang Choong
    Hall, Stephen
    Gantner, Eric
    Sreerama, Chaitanya
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 256 - 261
  • [36] Fast simulation of interconnect-dominant circuits
    Chen, B
    Yang, HZ
    Luo, R
    Wang, H
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 124 - 127
  • [37] Interconnect coupling noise in CMOS VLSI circuits
    Tang, Kevin T.
    Friedman, Eby G.
    Proceedings of the International Symposium on Physical Design, 1999, : 48 - 53
  • [38] Electromigration in submicron interconnect features of integrated circuits
    Ceric, H.
    Selberherr, S.
    MATERIALS SCIENCE & ENGINEERING R-REPORTS, 2011, 71 (5-6): : 53 - 86
  • [39] Graphene Devices, Interconnect and Circuits - Challenges and Opportunities
    Stan, Mircea R.
    Unluer, Dincer
    Ghosh, Avik
    Tseng, Frank
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 69 - 72
  • [40] RCC: An RC compression system for interconnect circuits
    Lee, S
    Cho, K
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (06) : 982 - 987