Interconnect Design for Subthreshold Circuits

被引:19
|
作者
Pable, Sachin D. [1 ,2 ]
Hasan, Mohd [1 ]
机构
[1] Aligarh Muslim Univ, Zakir Husain Coll Engn & Technol, Dept Elect Engn, Aligarh 202002, Uttar Pradesh, India
[2] Padmashri Dr Vithalrao Vikhe Patil Coll Engn, Elect & Telecommun Engn Dept, Ahmednagar 414111, Maharastra, India
关键词
Aspect ratio scaling; interconnect; mixed carbon nanotube (CNT) bundle; subthreshold; single-wall carbon nanotube (SWCNT); CARBON-NANOTUBE INTERCONNECTS; POWER DESIGN;
D O I
10.1109/TNANO.2012.2189015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Designing ultralow-power (ULP) efficient very large scale integration digital circuits have received widespread attention due to the rapid growth of portable applications. Device operating in subthreshold region has a strong potential toward satisfying the ULP conditions of portable systems. This paper mainly investigated and compared the performance of single-wall carbon nanotube (SWCNT), Cu, and mixed CNT bundle interconnects for different interconnect lengths and biasing levels under subthreshold conditions. It proposes that individual SWCNT can be used for short and intermediate length interconnects at different bias points in the subthreshold region due to less critical interconnect resistance contrary to superthreshold region. Furthermore, performance analysis of global interconnect shows that in moderate subthreshold region, scaled Cu interconnect performs better than individual SWCNT and mixed CNT bundle, whereas in deep subthreshold region individual SWCNT is still better.
引用
收藏
页码:633 / 639
页数:7
相关论文
共 50 条
  • [21] An efficient program for analysis of interconnect circuits
    Sungur, M
    Ekinci, AS
    Atalar, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 82 (06) : 641 - 654
  • [22] Graphene Interconnect for nano scale circuits
    Raja, P. S.
    Daniel, R. Joseph
    Thomas, Roopak Mathew
    2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [23] Interconnect challenges for nanoscale electronic circuits
    Srivastava, N
    Banerjee, K
    JOM, 2004, 56 (10) : 30 - 31
  • [24] Integrated Circuits and Systems for THz Interconnect
    Gu, Qun Jane
    2015 IEEE 16TH ANNUAL WIRELESS AND MICROWAVE TECHNOLOGY CONFERENCE (WAMICON), 2015,
  • [25] Fabricatable interconnect and molecular QCA circuits
    Chaudhary, Amitabh
    Danny, Ziyi Chen
    Xiaobo, Sharon Hu
    Niemer, Michael T.
    Ravichandran, Ramprasad
    Whitton, Kevin
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (11) : 1978 - 1991
  • [26] Interconnect challenges for nanoscale electronic circuits
    Navin Srivastava
    Kaustav Banerjee
    JOM, 2004, 56 : 30 - 31
  • [27] INTERCONNECT MATERIALS FOR VLSI CIRCUITS .3. MATERIALS FOR INTERCONNECT LINES
    PAULEAU, Y
    SOLID STATE TECHNOLOGY, 1987, 30 (06) : 101 - 105
  • [28] High speed interconnect through device optimization for subthreshold FPGA
    Pable, S. D.
    Hasan, Mohd.
    MICROELECTRONICS JOURNAL, 2011, 42 (03) : 545 - 552
  • [29] MODELING INTERCONNECT YIELD IN RECONFIGURABLE CIRCUITS
    FRANZON, PD
    ELECTRONICS LETTERS, 1989, 25 (18) : 1225 - 1226
  • [30] Log-domain circuits in subthreshold MOS
    Himmelbauer, W
    Andreou, AG
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 26 - 30