Interconnect Design for Subthreshold Circuits

被引:19
|
作者
Pable, Sachin D. [1 ,2 ]
Hasan, Mohd [1 ]
机构
[1] Aligarh Muslim Univ, Zakir Husain Coll Engn & Technol, Dept Elect Engn, Aligarh 202002, Uttar Pradesh, India
[2] Padmashri Dr Vithalrao Vikhe Patil Coll Engn, Elect & Telecommun Engn Dept, Ahmednagar 414111, Maharastra, India
关键词
Aspect ratio scaling; interconnect; mixed carbon nanotube (CNT) bundle; subthreshold; single-wall carbon nanotube (SWCNT); CARBON-NANOTUBE INTERCONNECTS; POWER DESIGN;
D O I
10.1109/TNANO.2012.2189015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Designing ultralow-power (ULP) efficient very large scale integration digital circuits have received widespread attention due to the rapid growth of portable applications. Device operating in subthreshold region has a strong potential toward satisfying the ULP conditions of portable systems. This paper mainly investigated and compared the performance of single-wall carbon nanotube (SWCNT), Cu, and mixed CNT bundle interconnects for different interconnect lengths and biasing levels under subthreshold conditions. It proposes that individual SWCNT can be used for short and intermediate length interconnects at different bias points in the subthreshold region due to less critical interconnect resistance contrary to superthreshold region. Furthermore, performance analysis of global interconnect shows that in moderate subthreshold region, scaled Cu interconnect performs better than individual SWCNT and mixed CNT bundle, whereas in deep subthreshold region individual SWCNT is still better.
引用
收藏
页码:633 / 639
页数:7
相关论文
共 50 条
  • [41] Interconnect Reliability Assurance for Circuits with Billions of Transistors
    Turner, Timothy E.
    PROCEEDINGS OF THE 2013 20TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2013), 2013, : 149 - 152
  • [42] NEW GOLD CROSSOVERS INTERCONNECT INTEGRATED CIRCUITS
    不详
    BELL LABORATORIES RECORD, 1968, 46 (02): : 64 - &
  • [43] Low-swing interconnect interface circuits
    Zhang, H
    Rabaey, J
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 161 - 166
  • [44] A New Design Technique for Low Power Subthreshold Logic Circuits with Enhanced Robustness Against Process Variations
    Majidi, Sareh
    Maymandi-nejad, Mohammad
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [45] Design and simulation of low frequency low-voltage micro-power subthreshold CMOS circuits
    Wang, Z.H.
    Ling, X.T.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2001, 29 (03): : 378 - 382
  • [46] Stack sizing for optimal current drivability in subthreshold circuits
    Keane, John
    Eom, Hanyong
    Kim, Tae-Hyoung
    Sapatnekar, Sachin
    Kim, Chris
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (05) : 598 - 602
  • [47] Study of asynchronous Timing Strategies for digital Subthreshold Circuits
    Lotze, N.
    Ortmanns, M.
    Manoli, Y.
    ADVANCES IN RADIO SCIENCE, 2008, 6 (06) : 253 - 258
  • [48] Characterizing and modeling minimum energy operation for subthreshold circuits
    Calhoun, BH
    Chandrakasan, A
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 90 - 95
  • [49] SUBTHRESHOLD-CURRENT REDUCTION CIRCUITS FOR MULTIGIGABIT DRAMS
    SAKATA, T
    ITOH, K
    HORIGUCHI, M
    AOKI, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (07) : 761 - 769
  • [50] Optimal supply and threshold scaling for subthreshold CMOS circuits
    Wang, A
    Chandrakasan, AP
    Kosonocky, SV
    ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, : 7 - 11