Test generation and fault simulation for cell fault model using stuck-at fault model based test tools

被引:14
|
作者
Psarakis, M [1 ]
Gizopoulos, D [1 ]
Paschalis, A [1 ]
机构
[1] NCSR Demokritos, Inst Informat & Telecommun, Athens 15310, Greece
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 1998年 / 13卷 / 03期
关键词
cell fault model (CFM); stuck-at fault model; fault simulation; test pattern generation;
D O I
10.1023/A:1008389920806
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cell Fault Model (CFM) is a well-adopted functional fault model used for cell-based circuits. Despite of the wide adoption of CFM, no test tool is available for the estimation of CFM testability. The vast majority of test tools are based on the single stuck-at fault model. In this paper we introduce a method to calculate the CFM testability of a cell-based circuit using any single stuck-at fault based test tool. Cells are substituted by equivalent cells and Test Generation and Fault Simulation for CFM are emulated by Test Generation and Fault Simulation for a set of single stuck-at faults of the equivalent cells. The equivalent cell is constructed from the original cell with a simple procedure, with no need of knowledge of gate-level implementation, or its function. With the proposed methodology, the maturity and effectiveness of stuck-at fault based tools is used in testing of digital circuits, with respect to Cell Fault Model, without developing new tools.
引用
收藏
页码:315 / 319
页数:5
相关论文
共 50 条
  • [21] UNDETECTABILITY OF BRIDGING FAULTS AND VALIDITY OF STUCK-AT FAULT TEST SETS
    KODANDAPANI, KL
    PRADHAN, DK
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (01) : 55 - 59
  • [22] On the Minimization of Complete Test Set of Reversible k-CNOT Circuits for Stuck-at Fault Model
    Ibrahim, Muhammad
    Chowdhury, Ahsan Raja
    Babu, Hafiz Md. Hasan
    2008 11TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY: ICCIT 2008, VOLS 1 AND 2, 2008, : 481 - 486
  • [23] A comparative study of pseudo stuck-at and leakage fault model
    Zachariah, ST
    Chakravarty, S
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 91 - 94
  • [24] Unspecified transition faults: A transition fault model for at-speed fault simulation and test generation
    Pomeranz, Trith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (01) : 137 - 146
  • [25] Enhancing BIST based single/multiple stuck-at fault diagnosis by ambiguous test set
    Takahashi, H
    Yamamoto, Y
    Higami, Y
    Takamatsu, Y
    13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 216 - 221
  • [26] A New Test Vector Search Algorithm for a Single Stuck-at Fault using Probabilistic Correlation
    Venkatasubramanian, Muralidharan
    Agrawal, Vishwani D.
    2014 IEEE 23RD NORTH ATLANTIC TEST WORKSHOP (NATW), 2014, : 57 - 60
  • [27] STUCK FAULT TEST-GENERATION FOR DYNAMIC CMOS
    ISMAEEL, AA
    MICROELECTRONICS AND RELIABILITY, 1994, 34 (10): : 1597 - 1613
  • [28] LIMITATIONS OF THE STUCK-AT FAULT MODEL AS AN ACCURATE MEASURE OF CMOS IC QUALITY AND A PROPOSED SCHEMATIC LEVEL FAULT MODEL
    LIPP, RJ
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 777 - 780
  • [29] Design error diagnosis in digital circuits with stuck-at fault model
    Jutman, A
    Ubar, R
    MICROELECTRONICS RELIABILITY, 2000, 40 (02) : 307 - 320
  • [30] Fault-model-based Test Generation for Embedded Software
    Esser, M.
    Struss, P.
    20TH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2007, : 342 - 347