Test generation and fault simulation for cell fault model using stuck-at fault model based test tools

被引:14
|
作者
Psarakis, M [1 ]
Gizopoulos, D [1 ]
Paschalis, A [1 ]
机构
[1] NCSR Demokritos, Inst Informat & Telecommun, Athens 15310, Greece
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 1998年 / 13卷 / 03期
关键词
cell fault model (CFM); stuck-at fault model; fault simulation; test pattern generation;
D O I
10.1023/A:1008389920806
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cell Fault Model (CFM) is a well-adopted functional fault model used for cell-based circuits. Despite of the wide adoption of CFM, no test tool is available for the estimation of CFM testability. The vast majority of test tools are based on the single stuck-at fault model. In this paper we introduce a method to calculate the CFM testability of a cell-based circuit using any single stuck-at fault based test tool. Cells are substituted by equivalent cells and Test Generation and Fault Simulation for CFM are emulated by Test Generation and Fault Simulation for a set of single stuck-at faults of the equivalent cells. The equivalent cell is constructed from the original cell with a simple procedure, with no need of knowledge of gate-level implementation, or its function. With the proposed methodology, the maturity and effectiveness of stuck-at fault based tools is used in testing of digital circuits, with respect to Cell Fault Model, without developing new tools.
引用
收藏
页码:315 / 319
页数:5
相关论文
共 50 条
  • [41] On per-test fault diagnosis using the X-fault model
    Wen, XQ
    Miyoshi, T
    Kajihara, S
    Wang, LT
    Saluja, KK
    Kinoshita, K
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 633 - 640
  • [42] SAT-based ATPG beyond stuck-at fault testing Applications to fault tolerance
    Hellebrand, Sybille
    Wunderlich, Hans-Joachim
    IT-INFORMATION TECHNOLOGY, 2014, 56 (04): : 165 - 172
  • [43] Model-Based Test Suite Generation Using Mutation Analysis for Fault Localization
    Choi, Yoo-Min
    Lim, Dong-Jin
    APPLIED SCIENCES-BASEL, 2019, 9 (17):
  • [44] Fast enhancement of validation test sets to improve stuck-at fault coverage for RTL circuits
    Lingappan, L.
    Gangaram, V.
    Jha, N. K.
    Chakravarty, S.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 504 - +
  • [45] Using RT Level Component Descriptions for Single Stuck-at Hierarchical Fault Simulation
    Zainalabedin Navabi
    Shahrzad Mirkhani
    Meisam Lavasani
    Fabrizio Lombardi
    Journal of Electronic Testing, 2004, 20 : 575 - 589
  • [46] Digital oscillation-test method for delay and stuck-at fault testing of digital circuits
    Arabi, K
    Ihs, H
    Dufaza, C
    Kaminska, B
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 91 - 100
  • [47] Using RT level component descriptions for single stuck-at hierarchical fault simulation
    Navabi, Z
    Mirkhani, S
    Lavasani, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (06): : 575 - 589
  • [48] Model checking the design of an unrestricted, stuck-at fault tolerant, asynchronous sequential circuit using SMV
    van der Meulen, M
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2002, 2517 : 310 - 323
  • [49] Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits
    S JAYANTHY
    M C BHUVANESWARI
    Sadhana, 2015, 40 : 107 - 119
  • [50] Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits
    Jayanthy, S.
    Bhuvaneswari, M. C.
    SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2015, 40 (01): : 107 - 119