Test generation and fault simulation for cell fault model using stuck-at fault model based test tools

被引:14
|
作者
Psarakis, M [1 ]
Gizopoulos, D [1 ]
Paschalis, A [1 ]
机构
[1] NCSR Demokritos, Inst Informat & Telecommun, Athens 15310, Greece
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 1998年 / 13卷 / 03期
关键词
cell fault model (CFM); stuck-at fault model; fault simulation; test pattern generation;
D O I
10.1023/A:1008389920806
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cell Fault Model (CFM) is a well-adopted functional fault model used for cell-based circuits. Despite of the wide adoption of CFM, no test tool is available for the estimation of CFM testability. The vast majority of test tools are based on the single stuck-at fault model. In this paper we introduce a method to calculate the CFM testability of a cell-based circuit using any single stuck-at fault based test tool. Cells are substituted by equivalent cells and Test Generation and Fault Simulation for CFM are emulated by Test Generation and Fault Simulation for a set of single stuck-at faults of the equivalent cells. The equivalent cell is constructed from the original cell with a simple procedure, with no need of knowledge of gate-level implementation, or its function. With the proposed methodology, the maturity and effectiveness of stuck-at fault based tools is used in testing of digital circuits, with respect to Cell Fault Model, without developing new tools.
引用
收藏
页码:315 / 319
页数:5
相关论文
共 50 条
  • [31] FSimGEO: A test generation method for path delay fault test using fault simulation and genetic optimization
    Sun, YH
    Wu, QF
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 225 - 229
  • [32] Generation of tests for the localization of single gate design errors in combinational circuits using the stuck-at fault model
    Ubar, R
    Borrione, D
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 51 - 54
  • [33] Analysis of Fault Influence on Geostress Perturbation Based on Fault Model Test
    Tian, Shuang
    Qiao, Yan
    Zhang, Yang
    Hu, Dawei
    Zhou, Hui
    Iqbal, Sayed Muhammad
    PROCESSES, 2024, 12 (06)
  • [34] On improving the stuck-at fault coverage of functional test sequences by using limited-scan operations
    Pomeranz, I
    Reddy, SM
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 211 - 220
  • [35] Improving the stuck-at fault coverage of functional test sequences by using limited-scan operations
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (07) : 780 - 788
  • [36] CELL METHOD, A NEW APPROACH TO MULTIPLE STUCK-AT-FAULT TEST GENERATION
    LATINO, CD
    BREDESON, JG
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1979, 46 (05) : 465 - 482
  • [37] Automatic Generation of Test Instructions for Path Delay Faults Based-On Stuck-at Fault in Processor Cores Using Assignment Decision Diagram
    Shaheen, Ateeq-Ur-Rehman
    Hussin, Fawnizu Azmadi
    Hamid, Nor Hisham
    Ali, Noohul Basheer Zain
    2014 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS 2014), 2014,
  • [38] Net Diagnosis using Stuck-at and Transition Fault Models
    Zhao, Lixing
    Agrawal, Vishwani D.
    2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 221 - 226
  • [39] Fast Enhancement of Validation Test Sets for Improving the Stuck-at Fault Coverage of RTL Circuits
    Lingappan, Loganathan
    Gangaram, Vijay
    Jha, Niraj K.
    Chakravarty, Sreejit
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 697 - 708
  • [40] Calculating the fault coverage for dual neighboring faults using single stuck-at fault patterns
    Schat, Jan
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 235 - 240