Analysis and Design of an On-Chip Retargeting Engine for IEEE 1687 Networks

被引:0
|
作者
Ibrahim, Ahmed [1 ]
Kerkhoff, Hans G. [1 ]
机构
[1] Univ Twente, CTIT, Testable Design & Test Integrated Syst Grp TDT, Enschede, Netherlands
关键词
IEEE; 1687; iJTAG; embedded instruments; retargeting; dependability;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
IEEE 1687 (iJTAG) standard introduces a methodology for accessing the increasing number of embedded instruments found in modern System-on-Chips. Retargeting is defined by iJTAG as the procedure of translating instrument-level patterns to system-level scan vectors for a certain network organization. The analysis and the design of an on-chip retargeting engine is presented in this paper. Performing retargeting on-chip enables the execution of life-time dependability procedures using embedded instruments. The proposed engine is capable of retargeting instruments' patterns using an optimized model of the network, which is extracted by resolving the dependencies between the data registers of the instruments and the network-state registers.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] An Improved Router Design for Reliable On-Chip Networks
    Poluri, Pavan
    Louri, Ahmed
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [22] On-chip Networks!
    Kaur, Satwant
    IETE TECHNICAL REVIEW, 2013, 30 (03) : 168 - 172
  • [23] On NBTI-induced Aging Analysis in IEEE 1687 Reconfigurable Scan Networks
    Damljanovic, Aleksa
    Squillero, Giovanni
    Gursoy, Cemil Cem
    Jenihhin, Maksim
    2019 IFIP/IEEE 27TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2019, : 335 - 340
  • [24] On-Chip SOC Test Platform Design Based on IEEE 1500 Standard
    Lee, Kuen-Jong
    Hsieh, Tong-Yu
    Chang, Ching-Yao
    Hong, Yu-Ting
    Huang, Wen-Cheng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (07) : 1134 - 1139
  • [25] Analysis and Design of On-Chip Decoupling Capacitors
    Charania, Tasreen
    Opal, Ajoy
    Sachdev, Manoj
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (04) : 648 - 658
  • [26] On-Chip Molecular Communication: Analysis and Design
    Farsad, Nariman
    Eckford, Andrew W.
    Hiyama, Satoshi
    Moritani, Yuki
    IEEE TRANSACTIONS ON NANOBIOSCIENCE, 2012, 11 (03) : 304 - 314
  • [27] Design and evaluation of ZMesh topology for on-chip interconnection networks
    Prasad, N.
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    Chakrabarti, Indrajit
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 113 : 17 - 36
  • [28] Design and impelementation of a routing switch for on-chip interconnection networks
    Chi, HC
    Chen, JH
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 392 - 395
  • [29] Packetization and routing analysis of on-chip multiprocessor networks
    Ye, TT
    Benini, L
    De Micheli, G
    JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (2-3) : 81 - 104
  • [30] Polymorphic on-chip networks
    Kim, Martha Mercaldi
    Davis, John D.
    Oskin, Mark
    Austin, Todd
    ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 101 - +