On-chip Networks!

被引:10
|
作者
Kaur, Satwant [1 ]
机构
[1] First Lady Emerging Technol, Silicon Valley, CA USA
关键词
Adaptive routers; Bus-based architectures; Circuit switching; Crossbar switch; Hybrid switching; Networks on-Chip (NoC); Packet switching; Point-to-point communication; Predictive flow control; Sphere NoC topology; System-on-Chip (SoC); Torus NoC topology; Wormhole switching;
D O I
10.4103/0256-4602.113467
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
More and more applications are hungry for more and more computation power and performance. This need plus the technology advancements in the field of electronics are resulting in more and more cores and processors being put on the smaller and smaller System-on-Chip (SoC). In spite of such growth in SoC, due to limitations of current On-chip interconnections solution, the power of SoC remains un-utilized. In this column "Pushing Frontiers with the First Lady of Emerging Technologies", Dr. Satwant Kaur explains how her vision of Networks-on-Chip (NoC) also known as On-chip Networks will fulfill the potential and promise of On-chip systems. She discusses some key emerging technologies used for NoC in areas of topologies, switching, congestion, deadlock recovery, 3D SoC, flow control, and interference control to bring about improvements in data quality, communication, performance, connectivity, power consumption, and scalability of today's SoC.
引用
收藏
页码:168 / 172
页数:5
相关论文
共 50 条
  • [1] Polymorphic on-chip networks
    Kim, Martha Mercaldi
    Davis, John D.
    Oskin, Mark
    Austin, Todd
    ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 101 - +
  • [2] Asynchronous on-chip networks
    Amde, M
    Felicijan, T
    Efthymiou, A
    Edwards, D
    Lavagno, L
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 273 - 283
  • [3] On-chip interconnection networks of the trips chip
    Gratz, Paul
    Kim, Changkyu
    Sankaralingam, Karthikeyan
    Hanson, Heather
    Shivakumar, Premkishore
    Keckler, Stephen W.
    Burger, Doug
    IEEE MICRO, 2007, 27 (05) : 41 - 50
  • [4] From the EIC - On-chip networks
    Gupta, R
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05): : 393 - 393
  • [5] Hierarchical Clustering for On-Chip Networks
    Hesse, Robert
    Jerger, Natalie Enright
    PROCEEDINGS OF THE 1ST INTERNATIONAL WORKSHOP ON ADVANCED INTERCONNECT SOLUTIONS AND TECHNOLOGIES FOR EMERGING COMPUTING SYSTEMS, AISTECS 2016, 2016,
  • [6] Benchmarking of on-chip interconnection networks
    Wiklund, D
    Sathe, S
    Liu, D
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 621 - 624
  • [7] Moths: Mobile Threads for On-Chip Networks
    Misler, Matthew
    Jerger, Natalie Enright
    PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 541 - 542
  • [8] Flattened butterfly topology for on-chip networks
    Kim, John
    Balfour, James
    Dally, William J.
    MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 172 - +
  • [9] Switches and routing for on-chip photonic networks
    Bernier, Eric
    Goodwill, Dominic J.
    Jiang, Jia
    Dumais, Patrick
    Celo, Dritan
    Zhang, Chunshu
    Mehrvar, Hamid
    Luo, Yong
    Rad, Mohammad
    Li, Ming
    Zhao, Fei
    Zhang, Chunhui
    He, Jifang
    Ding, Yun
    Wei, Yuming
    Liu, Wanyuan
    Tu, Xin
    Geng, Dongyu
    2019 24TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC) AND 2019 INTERNATIONAL CONFERENCE ON PHOTONICS IN SWITCHING AND COMPUTING (PSC), 2019,
  • [10] Networks on Processors Improve On-Chip Communications
    Geer, David
    COMPUTER, 2009, 42 (03) : 17 - 20