On-chip Networks!

被引:10
|
作者
Kaur, Satwant [1 ]
机构
[1] First Lady Emerging Technol, Silicon Valley, CA USA
关键词
Adaptive routers; Bus-based architectures; Circuit switching; Crossbar switch; Hybrid switching; Networks on-Chip (NoC); Packet switching; Point-to-point communication; Predictive flow control; Sphere NoC topology; System-on-Chip (SoC); Torus NoC topology; Wormhole switching;
D O I
10.4103/0256-4602.113467
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
More and more applications are hungry for more and more computation power and performance. This need plus the technology advancements in the field of electronics are resulting in more and more cores and processors being put on the smaller and smaller System-on-Chip (SoC). In spite of such growth in SoC, due to limitations of current On-chip interconnections solution, the power of SoC remains un-utilized. In this column "Pushing Frontiers with the First Lady of Emerging Technologies", Dr. Satwant Kaur explains how her vision of Networks-on-Chip (NoC) also known as On-chip Networks will fulfill the potential and promise of On-chip systems. She discusses some key emerging technologies used for NoC in areas of topologies, switching, congestion, deadlock recovery, 3D SoC, flow control, and interference control to bring about improvements in data quality, communication, performance, connectivity, power consumption, and scalability of today's SoC.
引用
收藏
页码:168 / 172
页数:5
相关论文
共 50 条
  • [41] An Improved Router Design for Reliable On-Chip Networks
    Poluri, Pavan
    Louri, Ahmed
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [42] Silicon photonic on-chip optical interconnection networks
    Bergman, Keren
    2007 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2007, : 470 - 471
  • [43] Intelligent On/Off Link Management for On-Chip Networks
    Savva, Andreas G.
    Theocharides, Theocharis
    Soteriou, Vassos
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 343 - 344
  • [44] On-chip networks: Two sides of the same coin
    Marculescu, Radu
    IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (04): : 80 - 80
  • [45] A generic on-chip debugger for wireless sensor networks
    Hopkins, Andrew B. T.
    McDonald-Maier, Klaus D.
    AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 338 - +
  • [46] A Benchmark Suite of Hardware Trojans for On-Chip Networks
    Wang, Jian
    Guo, Shize
    Chen, Zhe
    Zhang, Tao
    IEEE ACCESS, 2019, 7 : 102002 - 102009
  • [47] ANN Based Admission Control for On-Chip Networks
    Wang, Boqian
    Lu, Zhonghai
    Chen, Shenggang
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [48] Minimising dynamic power consumption in on-chip networks
    Mullins, Robert
    2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 119 - 122
  • [49] Dual Congestion Awareness Scheme in On-Chip Networks
    Ebrahimi, Masoumeh
    Daneshtalab, Masoud
    Plosila, Juha
    Tenhunen, Hannu
    2012 IEEE 3RD INTERNATIONAL CONFERENCE ON NETWORKED EMBEDDED SYSTEMS FOR EVERY APPLICATION (NESEA), 2012,
  • [50] A First Approach to King Topologies for On-Chip Networks
    Stafford, Esteban
    Bosque, Jose L.
    Martinez, Carmen
    Vallejo, Fernando
    Beivide, Ramon
    Camarero, Cristobal
    EURO-PAR 2010 - PARALLEL PROCESSING, PART II, 2010, 6272 : 428 - 439