On-chip Networks!

被引:10
|
作者
Kaur, Satwant [1 ]
机构
[1] First Lady Emerging Technol, Silicon Valley, CA USA
关键词
Adaptive routers; Bus-based architectures; Circuit switching; Crossbar switch; Hybrid switching; Networks on-Chip (NoC); Packet switching; Point-to-point communication; Predictive flow control; Sphere NoC topology; System-on-Chip (SoC); Torus NoC topology; Wormhole switching;
D O I
10.4103/0256-4602.113467
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
More and more applications are hungry for more and more computation power and performance. This need plus the technology advancements in the field of electronics are resulting in more and more cores and processors being put on the smaller and smaller System-on-Chip (SoC). In spite of such growth in SoC, due to limitations of current On-chip interconnections solution, the power of SoC remains un-utilized. In this column "Pushing Frontiers with the First Lady of Emerging Technologies", Dr. Satwant Kaur explains how her vision of Networks-on-Chip (NoC) also known as On-chip Networks will fulfill the potential and promise of On-chip systems. She discusses some key emerging technologies used for NoC in areas of topologies, switching, congestion, deadlock recovery, 3D SoC, flow control, and interference control to bring about improvements in data quality, communication, performance, connectivity, power consumption, and scalability of today's SoC.
引用
收藏
页码:168 / 172
页数:5
相关论文
共 50 条
  • [21] Leveraging On-Chip Networks for Data Cache Migration in Chip Multiprocessors
    Eisley, Noel
    Peh, Li-Shiuan
    Shang, Li
    PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 197 - 207
  • [22] Route packets, not wires: On-chip interconnection networks
    Dally, WJ
    Towles, B
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 684 - 689
  • [23] A distributed crossbar switch scheduler for on-chip networks
    Lee, K
    Lee, SJ
    Yoo, HJ
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 671 - 674
  • [24] Triplet-based topology for on-chip networks
    Zuo, Wang
    Qi, Zuo
    Jiaxin, Li
    WSEAS Transactions on Computers, 2009, 8 (03): : 516 - 525
  • [25] Comprehensive Online Defect Diagnosis in On-Chip Networks
    Ghofrani, Amirali
    Parikh, Ritesh
    Shamshiri, Saeed
    DeOrio, Andrew
    Cheng, Kwang-Ting
    Bertacco, Valeria
    2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 44 - 49
  • [26] Cycle Stealing and Channel Management for On-chip Networks
    Lin, Jwo-An
    Tsai, Yung-Chou
    Lin, Tay-Jyi
    Hsu, Yarsun
    HPCC 2008: 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2008, : 53 - +
  • [27] Reliability Modeling and Management of Nanophotonic On-Chip Networks
    Li, Zheng
    Mohamed, Moustafa
    Chen, Xi
    Dudley, Eric
    Meng, Ke
    Shang, Li
    Mickelson, Alan R.
    Joseph, Russ
    Vachharajani, Manish
    Schwartz, Brian
    Sun, Yihe
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 98 - 111
  • [28] Thermal modeling, characterization and management of on-chip networks
    Shang, L
    Peh, LS
    Kumar, A
    Jha, NK
    MICRO-37 2004: 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 2004, : 67 - 78
  • [29] Flow-Aware Allocation for On-Chip Networks
    Banerjee, Arnab
    Moore, Simon W.
    2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 183 - 192
  • [30] On-Chip Networks for Mixed-Criticality Systems
    Petrakis, Polydoros
    Abuteir, Mohammed
    Grammatikakis, Miltos D.
    Papadimitriou, Kyprianos
    Obermaisser, Roman
    Owda, Zaher
    Papagrigoriou, Antonis
    Soulie, Michael
    Coppola, Marcello
    2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 164 - 169