On-chip Networks!

被引:10
|
作者
Kaur, Satwant [1 ]
机构
[1] First Lady Emerging Technol, Silicon Valley, CA USA
关键词
Adaptive routers; Bus-based architectures; Circuit switching; Crossbar switch; Hybrid switching; Networks on-Chip (NoC); Packet switching; Point-to-point communication; Predictive flow control; Sphere NoC topology; System-on-Chip (SoC); Torus NoC topology; Wormhole switching;
D O I
10.4103/0256-4602.113467
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
More and more applications are hungry for more and more computation power and performance. This need plus the technology advancements in the field of electronics are resulting in more and more cores and processors being put on the smaller and smaller System-on-Chip (SoC). In spite of such growth in SoC, due to limitations of current On-chip interconnections solution, the power of SoC remains un-utilized. In this column "Pushing Frontiers with the First Lady of Emerging Technologies", Dr. Satwant Kaur explains how her vision of Networks-on-Chip (NoC) also known as On-chip Networks will fulfill the potential and promise of On-chip systems. She discusses some key emerging technologies used for NoC in areas of topologies, switching, congestion, deadlock recovery, 3D SoC, flow control, and interference control to bring about improvements in data quality, communication, performance, connectivity, power consumption, and scalability of today's SoC.
引用
收藏
页码:168 / 172
页数:5
相关论文
共 50 条
  • [31] EVALUATION OF ON-CHIP STATIC INTERCONNECTION NETWORKS.
    Mazumder, Pinaki
    IEEE Transactions on Computers, 1987, C-36 (03) : 365 - 369
  • [32] Packetization and routing analysis of on-chip multiprocessor networks
    Ye, TT
    Benini, L
    De Micheli, G
    JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (2-3) : 81 - 104
  • [33] Design of a switching node (router) for on-chip networks
    Sathe, S
    Wiklund, D
    Liu, D
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 75 - 78
  • [34] An overview of achieving energy efficiency in on-chip networks
    Al Aziz, Masud
    Khan, Samee Ullah
    Loukopoulos, Thanasis
    Bouvry, Pascal
    Li, Hongxiang
    Li, Juan
    INTERNATIONAL JOURNAL OF COMMUNICATION NETWORKS AND DISTRIBUTED SYSTEMS, 2010, 5 (04) : 444 - 458
  • [35] On-chip communication for neuro-glia networks
    Martin, George
    Harkin, Jim
    McDaid, Liam J.
    Wade, John J.
    Liu, Junxiu
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2018, 12 (04): : 130 - 138
  • [36] Design of a guaranteed throughput router for on-chip networks
    Sathe, S
    Wiklund, D
    Liu, D
    2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 25 - 28
  • [37] On-chip learning in pulsed silicon neural networks
    Lehmann, T
    Woodburn, R
    Murray, AF
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 693 - 696
  • [38] Tolerating Process Variations in Nanophotonic On-chip Networks
    Xu, Yi
    Yang, Jun
    Melhem, Rami
    2012 39TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2012, : 142 - 152
  • [39] Guest editorial: Special section on on-chip networks
    Peh, LS
    Pinkston, TM
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (02) : 97 - 98
  • [40] Router Designs for Elastic Buffer On-Chip Networks
    Michelogiannakis, George
    Dally, William J.
    PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS, 2009,