Analysis and Design of an On-Chip Retargeting Engine for IEEE 1687 Networks

被引:0
|
作者
Ibrahim, Ahmed [1 ]
Kerkhoff, Hans G. [1 ]
机构
[1] Univ Twente, CTIT, Testable Design & Test Integrated Syst Grp TDT, Enschede, Netherlands
关键词
IEEE; 1687; iJTAG; embedded instruments; retargeting; dependability;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
IEEE 1687 (iJTAG) standard introduces a methodology for accessing the increasing number of embedded instruments found in modern System-on-Chips. Retargeting is defined by iJTAG as the procedure of translating instrument-level patterns to system-level scan vectors for a certain network organization. The analysis and the design of an on-chip retargeting engine is presented in this paper. Performing retargeting on-chip enables the execution of life-time dependability procedures using embedded instruments. The proposed engine is capable of retargeting instruments' patterns using an optimized model of the network, which is extracted by resolving the dependencies between the data registers of the instruments and the network-state registers.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Asynchronous on-chip networks
    Amde, M
    Felicijan, T
    Efthymiou, A
    Edwards, D
    Lavagno, L
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 273 - 283
  • [32] On-chip interconnection networks of the trips chip
    Gratz, Paul
    Kim, Changkyu
    Sankaralingam, Karthikeyan
    Hanson, Heather
    Shivakumar, Premkishore
    Keckler, Stephen W.
    Burger, Doug
    IEEE MICRO, 2007, 27 (05) : 41 - 50
  • [33] A Functional Approach to Test and Debug of IEEE 1687 Reconfigurable Networks
    Portotan, Michele
    Cantoro, Riccardo
    Sanchez, Ernesto
    2019 IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2019,
  • [34] Design considerations for on-chip THz analysis of biomolecules
    Baras, T
    Kleine-Ostmann, T
    Koch, M
    THZ 2002: IEEE TENTH INTERNATIONAL CONFERENCE ON TERAHERTZ ELECTRONICS PROCEEDINGS, 2002, : 77 - 80
  • [35] Design and analysis of on-chip CPU pipelined caches
    Ninos, C
    Vergos, HT
    Nikolos, D
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 161 - 172
  • [36] An Analysis of On-Chip Interconnection Networks for Large-Scale Chip Multiprocessors
    Sanchez, Daniel
    Michelogiannakis, George
    Kozyrakis, Christos
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2010, 7 (01)
  • [37] Automatic Generation of Stimuli for Fault Diagnosis in IEEE 1687 Networks
    Cantoro, R.
    Montazeri, M.
    Reorda, M. Sonza
    Zadegan, F. Ghani
    Larsson, E.
    2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 167 - 172
  • [38] Power-driven design of router microarchitectures in on-chip networks
    Wang, H
    Peh, LS
    Malik, S
    36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 2003, : 105 - 116
  • [39] On Circuit Design of On-Chip Non-Blocking Interconnection Networks
    Jiang, Yikun
    Yang, Mei
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 192 - 197
  • [40] Circuit design of Clos-based on-chip interconnection networks
    Jiang, Yikun
    Yang, Mei
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 46 : 184 - 192