共 50 条
- [41] A Stochastic Response Time Analysis for Communications in On-Chip Networks 2015 IEEE 21ST INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, 2015, : 237 - 246
- [42] Test Time Analysis for IEEE P1687 2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 455 - 460
- [43] Access Time Analysis for IEEE P1687 IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (10) : 1459 - 1472
- [44] Post-Silicon Validation of IEEE 1687 Reconfigurable Scan Networks 2019 IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2019,
- [46] Hierarchical Clustering for On-Chip Networks PROCEEDINGS OF THE 1ST INTERNATIONAL WORKSHOP ON ADVANCED INTERCONNECT SOLUTIONS AND TECHNOLOGIES FOR EMERGING COMPUTING SYSTEMS, AISTECS 2016, 2016,
- [47] Materials design approach to on-chip DNA and protein analysis ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2005, 230 : U385 - U386
- [48] Benchmarking of on-chip interconnection networks 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 621 - 624
- [49] PBuf: An on-chip packet transfer engine for MONARCH IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 531 - +