Analysis and Design of an On-Chip Retargeting Engine for IEEE 1687 Networks

被引:0
|
作者
Ibrahim, Ahmed [1 ]
Kerkhoff, Hans G. [1 ]
机构
[1] Univ Twente, CTIT, Testable Design & Test Integrated Syst Grp TDT, Enschede, Netherlands
关键词
IEEE; 1687; iJTAG; embedded instruments; retargeting; dependability;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
IEEE 1687 (iJTAG) standard introduces a methodology for accessing the increasing number of embedded instruments found in modern System-on-Chips. Retargeting is defined by iJTAG as the procedure of translating instrument-level patterns to system-level scan vectors for a certain network organization. The analysis and the design of an on-chip retargeting engine is presented in this paper. Performing retargeting on-chip enables the execution of life-time dependability procedures using embedded instruments. The proposed engine is capable of retargeting instruments' patterns using an optimized model of the network, which is extracted by resolving the dependencies between the data registers of the instruments and the network-state registers.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] A Stochastic Response Time Analysis for Communications in On-Chip Networks
    Liu, Meng
    Behnam, Moris
    Nolte, Thomas
    2015 IEEE 21ST INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, 2015, : 237 - 246
  • [42] Test Time Analysis for IEEE P1687
    Zadegan, Farrokh Ghani
    Ingelsson, Urban
    Carlsson, Gunnar
    Larsson, Erik
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 455 - 460
  • [43] Access Time Analysis for IEEE P1687
    Zadegan, Farrokh Ghani
    Ingelsson, Urban
    Carlsson, Gunnar
    Larsson, Erik
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (10) : 1459 - 1472
  • [44] Post-Silicon Validation of IEEE 1687 Reconfigurable Scan Networks
    Damljanovic, Aleksa
    Jutman, Artur
    Squillero, Giovanni
    Tsertov, Anton
    2019 IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2019,
  • [45] From the EIC - On-chip networks
    Gupta, R
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05): : 393 - 393
  • [46] Hierarchical Clustering for On-Chip Networks
    Hesse, Robert
    Jerger, Natalie Enright
    PROCEEDINGS OF THE 1ST INTERNATIONAL WORKSHOP ON ADVANCED INTERCONNECT SOLUTIONS AND TECHNOLOGIES FOR EMERGING COMPUTING SYSTEMS, AISTECS 2016, 2016,
  • [47] Materials design approach to on-chip DNA and protein analysis
    Chiesl, TN
    Putz, K
    Babu, M
    Barron, AE
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2005, 230 : U385 - U386
  • [48] Benchmarking of on-chip interconnection networks
    Wiklund, D
    Sathe, S
    Liu, D
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 621 - 624
  • [49] PBuf: An on-chip packet transfer engine for MONARCH
    Bhatti, Rashed Zafar
    Steele, Craig
    Draper, Jeff
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 531 - +
  • [50] Reconfigurable on-chip interconnection networks for high performance embedded SoC design
    Oveis-Gharan, Masoud
    Khan, Gul N.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2020, 106