On-Chip Molecular Communication: Analysis and Design

被引:71
|
作者
Farsad, Nariman [1 ]
Eckford, Andrew W. [1 ]
Hiyama, Satoshi [2 ]
Moritani, Yuki [2 ]
机构
[1] York Univ, Dept Comp Sci & Engn, Toronto, ON M3J 1P3, Canada
[2] NTT DOCOMO Inc, Res Labs, Yokosuka, Kanagawa 2398536, Japan
关键词
Biological information theory; channel capacity; mathematical model; molecular communication; CAPACITY;
D O I
10.1109/TNB.2012.2186460
中图分类号
Q5 [生物化学];
学科分类号
071010 ; 081704 ;
摘要
We consider a confined space molecular communication system, where molecules or information carrying particles are used to transfer information on a microfluidic chip. Considering that information-carrying particles can follow two main propagation schemes: passive transport, and active transport, it is not clear which achieves a better information transmission rate. Motivated by this problem, we compare and analyze both propagation schemes by deriving a set of analytical and mathematical tools to measure the achievable information rates of the on-chip molecular communication systems employing passive to active transport. We also use this toolbox to optimize design parameters such as the shape of the transmission area, to increase the information rate. Furthermore, the effect of separation distance between the transmitter and the receiver on information rate is examined under both propagation schemes, and a guidepost to design an optimal molecular communication setup and protocol is presented.
引用
收藏
页码:304 / 314
页数:11
相关论文
共 50 条
  • [1] Design and Optimizing of On-Chip Kinesin Substrates for Molecular Communication
    Farsad, Nariman
    Eckford, Andrew W.
    Hiyama, Satoshi
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2015, 14 (04) : 699 - 708
  • [2] On-chip communication design: Roadblocks and avenues
    Carloni, LP
    Sangiovanni-Vincentelli, AL
    CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 75 - 76
  • [3] On-chip communication analysis for multimedia applications
    Varatkar, G
    Marculescu, R
    IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I AND II, PROCEEDINGS, 2002, : A185 - A188
  • [4] Design and Analysis of On-Chip Router
    Liu, Cheng
    Xiao, Liyi
    Fu, Fangfa
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1827 - 1830
  • [5] Scheduling and timing analysis of HW/SW on-chip communication in MP SoC design
    Cho, Y
    Lee, G
    Yoo, S
    Choi, K
    Zergainoh, NE
    DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 132 - 137
  • [6] Scheduling and timing analysis of HW/SW on-chip communication in MP SoC design
    Cho, Y
    Lee, G
    Choi, K
    Yoo, S
    Zergainoh, NE
    EMBEDDED SOFTWARE FOR SOC, 2003, : 125 - 136
  • [7] A Refinement Approach to Design and Verification of On-Chip Communication Protocols
    Boehm, Peter
    Melham, Tom
    2008 FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2008, : 136 - 143
  • [8] Enabling on-chip diversity through architectural communication design
    Dumitras, T
    Kerner, S
    Marculescu, R
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 800 - 806
  • [9] Fault model for on-chip communication and joint equalization and special spacing rules for on-chip bus design
    Li, Lei
    Hu, Jianhao
    MICROELECTRONICS RELIABILITY, 2012, 52 (06) : 1241 - 1246
  • [10] A theoretical framework for on-chip stochastic communication analysis
    Bogdan, Paul
    Marculescu, Radu
    2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 90 - +