Sporadic Degradation in Board Level Drop Reliability - Those Aren't All Kirkendall Voids!

被引:31
|
作者
Borgesen, Peter [1 ]
Yin, Liang [1 ]
Kondos, Pericles [1 ]
Henderson, Donald W. [2 ]
Servis, Greg [3 ]
Therriault, Joseph [3 ]
Wang, Ju [4 ]
Srihari, K. [3 ]
机构
[1] Unovis Solut, Area Array Consortium, 147 Ind Pk Dr, Binghamton, NY 13904 USA
[2] IBM Syst & Technol Grp, Endicott, NY 13760 USA
[3] Binghamton Univ, Dept Syst Sci & Ind Engn, Binghamton, NY 13902 USA
[4] Binghamton Univ, Dept Phys, Binghamton, NY 13902 USA
关键词
D O I
10.1109/ECTC.2007.373788
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The sporadic occurrence and growth of voids within the Cu3Sn intermetallic layer formed when soldering to copper is the cause of growing concern for microelectronics manufacturers. Overlooked for decades, and commonly underestimated when observed, there are reasons why the phenomenon is becoming a threat to ever more products. In fact, while rarely severe the problem has been known to cost individual companies anywhere from tens to hundreds of millions of dollars. The voiding has been shown to depend on some yet to be identified property of the plated Cu, rather than the solder, or materials, or the assembly process. Effective screening processes have been developed that would have prevented all the losses alluded to above, but there is clearly a long term need for us to learn how to control and preferably prevent the problem. We are busily researching potential remedies, but a safe resolution to this highly variable problem may well require a fundamental understanding of the underlying mechanisms. The phenomenon is commonly referred to as Kirkendall voiding, albeit without any arguments or data to support this assumption. In the present work we argue, however, that there must be more to it than a simple 'Kirkendall effect'. Along the way we present data showing Cu to be by far the dominant diffusing species in the Cu3Sn layer, a result which is important for the interpretation of experimental void observations. A review of the literature revealed only a single marker experiment contradicting this conclusion, and we argue that the 'markers' in that experiment could not have been at the Kirkendall plane.
引用
收藏
页码:136 / +
页数:3
相关论文
共 50 条
  • [1] Effect of intermetallic and Kirkendall voids growth on board level drop reliability for SnAgCu lead-free BGA solder joint
    Xu, Luhua
    Pang, John H. L.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 275 - +
  • [2] Perhaps the cosmic voids aren't so empty after all
    Collins, Stan
    NEW SCIENTIST, 2023, 246 (3459) : 24 - 24
  • [3] Board level drop test reliability of IC packages
    Chai, TC
    Quek, S
    Hnin, WY
    Wong, EH
    Chia, J
    Wang, YY
    Tan, YM
    Lim, CT
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 630 - 636
  • [4] Board level drop test reliability for MCP package
    Zhang Jing
    Du Maohua
    Feng Nufeng
    Taekoo, Lee
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 778 - +
  • [5] Research on Reliability of Board Level Package-on-Package in Drop Test
    Yao Xiaohu
    Fan Zerui
    Yuan Miaomiao
    Zhang Xiaoqing
    Li Zhiqiang
    Han Qiang
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 1138 - 1141
  • [6] Prediction of Board Level Reliability of Drop Test for System-in-Package
    Yamada, Eiichi
    Amagai, Masazumi
    IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 53 - 56
  • [7] Study on Board Level Drop Reliability of Wafer Level Chip Scale Package with Leadfree Solder
    Zhang Xueren
    Zhu Wenhui
    Edith, Poh
    Boon, Tan Hien
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1096 - 1101
  • [8] INVESTIGATION OF BOARD-LEVEL AND PACKAGE-LEVEL DROP RELIABILITY OF RF MEMS PACKAGES
    Sun, Li
    DeReus, Dana
    Cunningham, Shawn
    Morris, Art
    IMCE2009: PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION, VOL 5, 2010, : 225 - 230
  • [9] Board Level Energy Correlation and Interconnect Reliability Modeling under Drop Impact
    Agrawal, Akash
    Levo, Tim
    Pitarresi, James
    Roggeman, Brian
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1694 - +
  • [10] Effect of thermal and electromigration exposure on solder joint board level drop reliability
    Xu, Luhua
    Pang, John H. L.
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 570 - 575