Board level drop test reliability for MCP package

被引：0
|
作者：
Zhang Jing [1 ]
Du Maohua [1 ]
Feng Nufeng [1 ]
Taekoo, Lee [1 ]
机构：
[1] Samsung Semicond China R&D Co Ltd, Room B-404,Int Sci Pk, Suzhou 215021, Peoples R China
来源：
ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the increasing requirement of thinner, higher density and multi-function product, MCP (Multi Chip Package) is becoming a more and more popular package. And for application in handheld systems, the package's resistance to drop impact becomes especially important. This study uses a simple DAQ system for the drop test according to JEDEC standard, discusses the effects of substrate pad denting, solder ball composition, and mold thickness on the reliability life, and through failure analysis the failure mechanism is explained.
引用
收藏
页码：778 / +
页数：2
相关论文
共 50 条
  • [1] Research on Reliability of Board Level Package-on-Package in Drop Test
    Yao Xiaohu
    Fan Zerui
    Yuan Miaomiao
    Zhang Xiaoqing
    Li Zhiqiang
    Han Qiang
    [J]. 2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 1138 - 1141
  • [2] Prediction of Board Level Reliability of Drop Test for System-in-Package
    Yamada, Eiichi
    Amagai, Masazumi
    [J]. IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 53 - 56
  • [3] Board level cyclic bending test for MCP package
    Jing, Zhang
    Hai, Liu
    Lee, Jaisung
    [J]. 2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 459 - 462
  • [4] Uncertainty and Reliability Analysis of Chip Scale Package Subjected to Board-level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Chiang, Kuo-Ning
    [J]. EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 183 - 188
  • [5] Reliability and Parametric Study on Chip Scale Package Under Board-Level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Huang, Chao-Jen
    Chiang, Kuo-Ning
    [J]. IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 470 - 473
  • [6] Empirical correlation between package-level ball impact test and board-level drop reliability
    Yeh, Chang-Lin
    Lai, Yi-Shao
    Chang, Hsiao-Chuan
    Chen, Tsan-Hsien
    [J]. MICROELECTRONICS RELIABILITY, 2007, 47 (07) : 1127 - 1134
  • [7] Insights into correlation between board-level drop reliability and package-level ball impact test
    Yeh, Chang-Lin
    Lai, Yi-Shao
    [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 455 - +
  • [8] Board level drop test reliability of IC packages
    Chai, TC
    Quek, S
    Hnin, WY
    Wong, EH
    Chia, J
    Wang, YY
    Tan, YM
    Lim, CT
    [J]. 55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 630 - 636
  • [9] Modeling Techniques for Board Level Drop Test for a Wafer-Level Package
    Dhiman, Harpreet S.
    Fan, Xuejun
    Zhou, Tiao
    [J]. 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 994 - +
  • [10] Insights into correlation between board-level drop reliability and package-level ball impact test characteristics
    Yeh, Chang-Lin
    Lai, Yi-Shao
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (01): : 84 - 91
12345