Sporadic Degradation in Board Level Drop Reliability - Those Aren't All Kirkendall Voids!

被引:31
|
作者
Borgesen, Peter [1 ]
Yin, Liang [1 ]
Kondos, Pericles [1 ]
Henderson, Donald W. [2 ]
Servis, Greg [3 ]
Therriault, Joseph [3 ]
Wang, Ju [4 ]
Srihari, K. [3 ]
机构
[1] Unovis Solut, Area Array Consortium, 147 Ind Pk Dr, Binghamton, NY 13904 USA
[2] IBM Syst & Technol Grp, Endicott, NY 13760 USA
[3] Binghamton Univ, Dept Syst Sci & Ind Engn, Binghamton, NY 13902 USA
[4] Binghamton Univ, Dept Phys, Binghamton, NY 13902 USA
关键词
D O I
10.1109/ECTC.2007.373788
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The sporadic occurrence and growth of voids within the Cu3Sn intermetallic layer formed when soldering to copper is the cause of growing concern for microelectronics manufacturers. Overlooked for decades, and commonly underestimated when observed, there are reasons why the phenomenon is becoming a threat to ever more products. In fact, while rarely severe the problem has been known to cost individual companies anywhere from tens to hundreds of millions of dollars. The voiding has been shown to depend on some yet to be identified property of the plated Cu, rather than the solder, or materials, or the assembly process. Effective screening processes have been developed that would have prevented all the losses alluded to above, but there is clearly a long term need for us to learn how to control and preferably prevent the problem. We are busily researching potential remedies, but a safe resolution to this highly variable problem may well require a fundamental understanding of the underlying mechanisms. The phenomenon is commonly referred to as Kirkendall voiding, albeit without any arguments or data to support this assumption. In the present work we argue, however, that there must be more to it than a simple 'Kirkendall effect'. Along the way we present data showing Cu to be by far the dominant diffusing species in the Cu3Sn layer, a result which is important for the interpretation of experimental void observations. A review of the literature revealed only a single marker experiment contradicting this conclusion, and we argue that the 'markers' in that experiment could not have been at the Kirkendall plane.
引用
收藏
页码:136 / +
页数:3
相关论文
共 50 条
  • [41] Examination of board-level drop reliability of package-on-package stacking assemblies of different structural configurations
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    MICROELECTRONIC ENGINEERING, 2007, 84 (01) : 87 - 94
  • [42] Optimal design in enhancing board-level thermomechanical and drop reliability of package-on-package stacking assembly
    Lai, YS
    Wang, TH
    Wang, CC
    Yeh, CL
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 335 - 341
  • [43] Impact of thermal cycling on Sn-Ag-Cu solder joints and board-level drop reliability
    Xu, Luhua
    Pang, John H. L.
    Che, Faxing
    JOURNAL OF ELECTRONIC MATERIALS, 2008, 37 (06) : 880 - 886
  • [44] Effects of Different Kinds of Underfills and Temperature-Humidity Treatments on Drop Reliability of Board-Level Packages
    Noh, Bo-In
    Yoon, Jeong-Won
    Ha, Sang-Ok
    Jung, Seung-Boo
    JOURNAL OF ELECTRONIC MATERIALS, 2011, 40 (02) : 224 - 231
  • [45] Performance assessment on board-level drop reliability for chip scale packages (fine-pitch BGA)
    Chong, Desmond Y. R.
    Che, F. X.
    Xu, L. H.
    Toh, H. J.
    Pang, John H. L.
    Xiong, B. S.
    Lim, B. K.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 356 - +
  • [46] We are all treated equal, aren't we? - Flow-level performance as a function of flow size
    Mehmood, Muhammad Amir
    Feldmann, Anja
    Uhlig, Steve
    Willinger, Walter
    2014 IFIP NETWORKING CONFERENCE, 2014,
  • [47] Experimental studies of board-level reliability of chip-scale packages subjected to JEDEC drop test condition
    Lai, YS
    Yang, PF
    Yeh, CL
    MICROELECTRONICS RELIABILITY, 2006, 46 (2-4) : 645 - 650
  • [48] Reliability study of board-level lead-free interconnections under sequential thermal cycling and drop impact
    Zhang, Bo
    Ding, Han
    Sheng, Xinjun
    MICROELECTRONICS RELIABILITY, 2009, 49 (05) : 530 - 536
  • [49] Board-Level Drop Impact Reliability of Silicon Interposer-Based 2.5-D IC Integration
    Cheng, Hsien-Chie
    Cheng, Tzu-Hsuan
    Chen, Wen-Hwa
    Chang, Tao-Chih
    Huang, Hsin-Yi
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (10): : 1493 - 1504
  • [50] High-powered thermal gel degradation evaluation on board-level HFCBGA subjected to reliability tests
    Wang, Tong Hong
    Chen, Hsuan-Yu
    Lee, Chang-Chi
    Lai, Yi-Shao
    MICROELECTRONIC ENGINEERING, 2011, 88 (10) : 3101 - 3107