Sporadic Degradation in Board Level Drop Reliability - Those Aren't All Kirkendall Voids!

被引:31
|
作者
Borgesen, Peter [1 ]
Yin, Liang [1 ]
Kondos, Pericles [1 ]
Henderson, Donald W. [2 ]
Servis, Greg [3 ]
Therriault, Joseph [3 ]
Wang, Ju [4 ]
Srihari, K. [3 ]
机构
[1] Unovis Solut, Area Array Consortium, 147 Ind Pk Dr, Binghamton, NY 13904 USA
[2] IBM Syst & Technol Grp, Endicott, NY 13760 USA
[3] Binghamton Univ, Dept Syst Sci & Ind Engn, Binghamton, NY 13902 USA
[4] Binghamton Univ, Dept Phys, Binghamton, NY 13902 USA
关键词
D O I
10.1109/ECTC.2007.373788
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The sporadic occurrence and growth of voids within the Cu3Sn intermetallic layer formed when soldering to copper is the cause of growing concern for microelectronics manufacturers. Overlooked for decades, and commonly underestimated when observed, there are reasons why the phenomenon is becoming a threat to ever more products. In fact, while rarely severe the problem has been known to cost individual companies anywhere from tens to hundreds of millions of dollars. The voiding has been shown to depend on some yet to be identified property of the plated Cu, rather than the solder, or materials, or the assembly process. Effective screening processes have been developed that would have prevented all the losses alluded to above, but there is clearly a long term need for us to learn how to control and preferably prevent the problem. We are busily researching potential remedies, but a safe resolution to this highly variable problem may well require a fundamental understanding of the underlying mechanisms. The phenomenon is commonly referred to as Kirkendall voiding, albeit without any arguments or data to support this assumption. In the present work we argue, however, that there must be more to it than a simple 'Kirkendall effect'. Along the way we present data showing Cu to be by far the dominant diffusing species in the Cu3Sn layer, a result which is important for the interpretation of experimental void observations. A review of the literature revealed only a single marker experiment contradicting this conclusion, and we argue that the 'markers' in that experiment could not have been at the Kirkendall plane.
引用
收藏
页码:136 / +
页数:3
相关论文
共 50 条
  • [21] Empirical correlation between package-level ball impact test and board-level drop reliability
    Yeh, Chang-Lin
    Lai, Yi-Shao
    Chang, Hsiao-Chuan
    Chen, Tsan-Hsien
    MICROELECTRONICS RELIABILITY, 2007, 47 (07) : 1127 - 1134
  • [22] Insights into correlation between board-level drop reliability and package-level ball impact test
    Yeh, Chang-Lin
    Lai, Yi-Shao
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 455 - +
  • [23] Uncertainty and Reliability Analysis of Chip Scale Package Subjected to Board-level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Chiang, Kuo-Ning
    EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 183 - 188
  • [24] High Acceleration Board Level Reliability Drop Test Using Dual Mass Shock Amplifier
    Zhang, Andy
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1441 - 1448
  • [25] Reliability and Parametric Study on Chip Scale Package Under Board-Level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Huang, Chao-Jen
    Chiang, Kuo-Ning
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 470 - 473
  • [26] Effect of thermal aging on board level drop reliability for Pb-free BGA packages
    Chiu, TC
    Zeng, KJ
    Stierman, R
    Edwards, D
    Ano, K
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1256 - 1262
  • [27] Structural design optimization for board-level drop reliability of wafer-level chip-scale packages
    Tsai, Tsung-Yueh
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chen, Rong-Sheng
    MICROELECTRONICS RELIABILITY, 2008, 48 (05) : 757 - 762
  • [28] Insights into correlation between board-level drop reliability and package-level ball impact test characteristics
    Yeh, Chang-Lin
    Lai, Yi-Shao
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (01): : 84 - 91
  • [29] Effect of reflow profiles on the board level drop reliability of Pb-free (SnAgCu) BGA assemblies
    Lal, A
    Bradley, E
    Sharda, J
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 945 - 953
  • [30] Effects of Different Kinds of Underfills and Temperature–Humidity Treatments on Drop Reliability of Board-Level Packages
    Bo-In Noh
    Jeong-Won Yoon
    Sang-Ok Ha
    Seung-Boo Jung
    Journal of Electronic Materials, 2011, 40 : 224 - 231