Sporadic Degradation in Board Level Drop Reliability - Those Aren't All Kirkendall Voids!

被引:31
|
作者
Borgesen, Peter [1 ]
Yin, Liang [1 ]
Kondos, Pericles [1 ]
Henderson, Donald W. [2 ]
Servis, Greg [3 ]
Therriault, Joseph [3 ]
Wang, Ju [4 ]
Srihari, K. [3 ]
机构
[1] Unovis Solut, Area Array Consortium, 147 Ind Pk Dr, Binghamton, NY 13904 USA
[2] IBM Syst & Technol Grp, Endicott, NY 13760 USA
[3] Binghamton Univ, Dept Syst Sci & Ind Engn, Binghamton, NY 13902 USA
[4] Binghamton Univ, Dept Phys, Binghamton, NY 13902 USA
关键词
D O I
10.1109/ECTC.2007.373788
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The sporadic occurrence and growth of voids within the Cu3Sn intermetallic layer formed when soldering to copper is the cause of growing concern for microelectronics manufacturers. Overlooked for decades, and commonly underestimated when observed, there are reasons why the phenomenon is becoming a threat to ever more products. In fact, while rarely severe the problem has been known to cost individual companies anywhere from tens to hundreds of millions of dollars. The voiding has been shown to depend on some yet to be identified property of the plated Cu, rather than the solder, or materials, or the assembly process. Effective screening processes have been developed that would have prevented all the losses alluded to above, but there is clearly a long term need for us to learn how to control and preferably prevent the problem. We are busily researching potential remedies, but a safe resolution to this highly variable problem may well require a fundamental understanding of the underlying mechanisms. The phenomenon is commonly referred to as Kirkendall voiding, albeit without any arguments or data to support this assumption. In the present work we argue, however, that there must be more to it than a simple 'Kirkendall effect'. Along the way we present data showing Cu to be by far the dominant diffusing species in the Cu3Sn layer, a result which is important for the interpretation of experimental void observations. A review of the literature revealed only a single marker experiment contradicting this conclusion, and we argue that the 'markers' in that experiment could not have been at the Kirkendall plane.
引用
收藏
页码:136 / +
页数:3
相关论文
共 50 条
  • [31] Effects of solder joint shapes on reliability of BGA packages under board level drop impact loads
    Yang, Xue-Xia
    Xiao, Ge-Sheng
    Shu, Xue-Feng
    Zhendong yu Chongji/Journal of Vibration and Shock, 2013, 32 (01): : 104 - 107
  • [32] Enhancing Board-Level Drop Impact Reliability Through Epoxy-Based Underfill Modification
    Noh, Taejoon
    Jeong, Haksan
    Jung, Seung-Boo
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (07): : 1200 - 1206
  • [33] Effect of Interfacial Reactions on the Reliability of Lead-Free Assemblies after Board Level Drop Tests
    Yanghua Xia
    Chuanyan Lu
    Xiaoming Xie
    Journal of Electronic Materials, 2007, 36 : 1129 - 1136
  • [34] A Finite Element Analysis of Board Level Drop Reliability Test and Analysis of Stress Buffer Effect of Polyimide
    Fujita, Mitsuru
    Anzai, Nobuhiro
    Sakamaki, Kazutoshi
    Kariya, Yoshiharu
    2013 IEEE 3RD CPMT SYMPOSIUM JAPAN (ICSJ 2013), 2013,
  • [35] Board Level Drop Reliability of Hybrid Solder Joints with Controlled Bismuth Mixing Ratio for Carbon Neutrality
    Kim, Seahwan
    Min, Kyung Deuk
    Jung, Seung-Boo
    Yoon, Jae Jun
    Noh, Taejoon
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 1473 - 1478
  • [36] Effect of interfacial reactions on the reliability of lead-free assemblies after board level drop tests
    Xia, Yanghua
    Lu, Chuanyan
    Xle, Xiaoming
    JOURNAL OF ELECTRONIC MATERIALS, 2007, 36 (09) : 1129 - 1136
  • [37] Efficient multi-level modeling technique for determining effective board drop reliability of PCB assembly
    Yang, Fan
    Meguid, Shaker A.
    MICROELECTRONICS RELIABILITY, 2013, 53 (07) : 975 - 984
  • [38] Effects of different drop test conditions on board-level reliability of chip-scale packages
    Lai, Yi-Shao
    Yang, Po-Chuan
    Yeh, Chang-Lin
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 274 - 281
  • [39] New/Old JEDEC Board Level Drop Reliability Test Standards Evaluation: Measurement and Simulation Study
    Chen, Ryan
    Wang, Ming-Han
    Lee, Sarah
    Ho, Janae
    Hu, Ian
    Shih, Sean
    2017 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2017, : 211 - 215
  • [40] Impact of Thermal Cycling on Sn-Ag-Cu Solder Joints and Board-Level Drop Reliability
    Luhua Xu
    John H. L. Pang
    Faxing Che
    Journal of Electronic Materials, 2008, 37 : 880 - 886