共 50 条
- [23] Board Level Reliability of Wafer Level Chip Scale Packages With Copper Post Technology IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 155 - 161
- [24] Electromigration Reliability of Redistribution Lines in Wafer-level Chip-Scale Packages 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 326 - 331
- [26] An experimental investigation of current stressing on wafer-level chip-scale packages EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 582 - 584
- [27] Wafer-level film selection for stacked-die chip scale packages 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1731 - +
- [29] Algorithm and Experiment of Silicon Wafer Multifocus Laser Stealth Dicing CHINESE JOURNAL OF LASERS-ZHONGGUO JIGUANG, 2022, 49 (02):
- [30] Reliability modeling of chip scale packages TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 60 - 69