Laser dicing of chip scale and silicon-wafer scale packages

被引:9
|
作者
Lizotte, T [1 ]
机构
[1] NanoVia LP, R&D, Londonderry, NH 03053 USA
关键词
D O I
10.1109/IEMT.2003.1225869
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Singulation of PCB based chip scale packages as well as, the dicing of silicon based flip chip or wafer scale packaging is becoming critical. With the use of batch processes for PCB circuit fabrication and chip mounting, it becomes highly desirable to move away from standard diamond blade dicing techniques. The advent of silicon based packaging and wafers with a variety of odd form factor silicon. chips and, custom ASIC devices have caused further limitations to be encountered during dicing. It was inevitable that the inherent limitations of fixed row and column diamond saws would lead to the development and acceptance of free form trepanning capabilities offered by laser dicing and/or singulation. This paper will cover laser dicing and/or singulation of both chip scale and wafer scale-packaging materials. Initially the paper will outline material types with an emphasis on laser materials interactions and the selection of appropriate laser wavelengths for optimum process performance. Further explanations formulas and basic laser, nomenclature will also be discussed to. familiarize those individuals who do not have experience with laser technology. The main body of the paper will focus on process parameters, processing rates, debris mitigation techniques, beam delivery configurations, substrate mounting I lasers types and cut quality achieved in the various materials outlined in the first section of the paper. The final section of the paper will summarize the quality of the process and the associated costs of using laser technology as compared to diamond saw technology.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [21] THE SILICON-WAFER MARKET
    不详
    SOLID STATE TECHNOLOGY, 1992, 35 (06) : 126 - &
  • [22] SILICON-WAFER POLISHING
    LIU, FW
    CAO, GC
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1986, 133 (03) : C100 - C100
  • [23] Board Level Reliability of Wafer Level Chip Scale Packages With Copper Post Technology
    Jacobe, April B.
    Lomibao, Pinky B.
    Jackson, John
    IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 155 - 161
  • [24] Electromigration Reliability of Redistribution Lines in Wafer-level Chip-Scale Packages
    Lai, Yi-Shao
    Kao, Chin-Li
    Chiu, Ying-Ta
    Appelt, Bernd K.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 326 - 331
  • [25] Effect of Design Parameters on Drop Test Performance of Wafer Level Chip Scale Packages
    Tumne, P.
    Venkatadri, V.
    Kudtarkar, S.
    Delaus, M.
    Santos, D.
    Havens, R.
    Srihari, K.
    JOURNAL OF ELECTRONIC PACKAGING, 2012, 134 (02)
  • [26] An experimental investigation of current stressing on wafer-level chip-scale packages
    Lai, Yi-Shao
    Kung, Heng-Yu
    Chen, Po-Ying
    Yeh, Wen-Kuan
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 582 - 584
  • [27] Wafer-level film selection for stacked-die chip scale packages
    Shi, Daniel
    Fan, Xuejun
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1731 - +
  • [28] Characterizations of ball impact responses of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chang, Hsiao-Chuan
    Kao, Chin-Li
    JOURNAL OF ALLOYS AND COMPOUNDS, 2008, 450 (1-2) : 238 - 244
  • [29] Algorithm and Experiment of Silicon Wafer Multifocus Laser Stealth Dicing
    Zhang Huaizhi
    Xu Jiaming
    Zhang Lantian
    Qin Yingxiong
    CHINESE JOURNAL OF LASERS-ZHONGGUO JIGUANG, 2022, 49 (02):
  • [30] Reliability modeling of chip scale packages
    Pitarresi, JM
    Sethuraman, S
    Nandagopal, B
    Primavera, A
    TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 60 - 69