Laser dicing of chip scale and silicon-wafer scale packages

被引:9
|
作者
Lizotte, T [1 ]
机构
[1] NanoVia LP, R&D, Londonderry, NH 03053 USA
关键词
D O I
10.1109/IEMT.2003.1225869
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Singulation of PCB based chip scale packages as well as, the dicing of silicon based flip chip or wafer scale packaging is becoming critical. With the use of batch processes for PCB circuit fabrication and chip mounting, it becomes highly desirable to move away from standard diamond blade dicing techniques. The advent of silicon based packaging and wafers with a variety of odd form factor silicon. chips and, custom ASIC devices have caused further limitations to be encountered during dicing. It was inevitable that the inherent limitations of fixed row and column diamond saws would lead to the development and acceptance of free form trepanning capabilities offered by laser dicing and/or singulation. This paper will cover laser dicing and/or singulation of both chip scale and wafer scale-packaging materials. Initially the paper will outline material types with an emphasis on laser materials interactions and the selection of appropriate laser wavelengths for optimum process performance. Further explanations formulas and basic laser, nomenclature will also be discussed to. familiarize those individuals who do not have experience with laser technology. The main body of the paper will focus on process parameters, processing rates, debris mitigation techniques, beam delivery configurations, substrate mounting I lasers types and cut quality achieved in the various materials outlined in the first section of the paper. The final section of the paper will summarize the quality of the process and the associated costs of using laser technology as compared to diamond saw technology.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [31] DEVELOPMENT OF BONDED SILICON-WAFER
    HOSHI, T
    OGINO, M
    DENKI KAGAKU, 1989, 57 (04): : 321 - 325
  • [32] Stacking chip-scale packages
    Goodwin, P
    SOLID STATE TECHNOLOGY, 2005, 48 (06) : 26 - +
  • [33] Chip scale packages moving into the mainstream
    Electronic Packaging and Production, 1997, 37 (01):
  • [34] THERMAL LASER SEPERATION WITH DEEP SCRIBE FOR SILICON WAFER DICING
    Belgardt, Christian
    2019 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2019,
  • [35] Benchmarking chip-scale packages
    Tech-Lead Corp, Evergreen, United States
    Circ Assem, 6 (6pp):
  • [36] Process on ethanol assisted laser ablation dicing of silicon wafer
    Tian W.
    Liu W.
    Sun X.
    Zheng H.
    Wang Z.
    Hongwai yu Jiguang Gongcheng/Infrared and Laser Engineering, 2022, 51 (04):
  • [37] HYDROPHOBIC SILICON-WAFER BONDING
    TONG, QY
    SCHMIDT, E
    GOSELE, U
    REICHE, M
    APPLIED PHYSICS LETTERS, 1994, 64 (05) : 625 - 627
  • [38] Implementation of advanced ball printing technology for high yield bumping of wafer chip scale packages
    Manessis, D
    Whitmore, M
    Staddon, M
    Ostmann, A
    Aschenbrenner, R
    Reichl, H
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 298 - 303
  • [39] Investigation of electromigration reliability of redistribution lines in wafer-level chip-scale packages
    Kao, Chin-Li
    Chen, Tei-Chen
    Lai, Yi-Shao
    Chiu, Ying-Ta
    MICROELECTRONICS RELIABILITY, 2014, 54 (11) : 2471 - 2478
  • [40] Reliability and characteristics of wafer-level chip-scale packages under current stress
    Chen, Po-Ying
    Kung, Heng-Yu
    Lai, Yi-Shao
    Tsai, Ming Hsiung
    Yeh, Wen-Kuan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (02) : 819 - 823