Laser dicing of chip scale and silicon-wafer scale packages

被引:9
|
作者
Lizotte, T [1 ]
机构
[1] NanoVia LP, R&D, Londonderry, NH 03053 USA
关键词
D O I
10.1109/IEMT.2003.1225869
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Singulation of PCB based chip scale packages as well as, the dicing of silicon based flip chip or wafer scale packaging is becoming critical. With the use of batch processes for PCB circuit fabrication and chip mounting, it becomes highly desirable to move away from standard diamond blade dicing techniques. The advent of silicon based packaging and wafers with a variety of odd form factor silicon. chips and, custom ASIC devices have caused further limitations to be encountered during dicing. It was inevitable that the inherent limitations of fixed row and column diamond saws would lead to the development and acceptance of free form trepanning capabilities offered by laser dicing and/or singulation. This paper will cover laser dicing and/or singulation of both chip scale and wafer scale-packaging materials. Initially the paper will outline material types with an emphasis on laser materials interactions and the selection of appropriate laser wavelengths for optimum process performance. Further explanations formulas and basic laser, nomenclature will also be discussed to. familiarize those individuals who do not have experience with laser technology. The main body of the paper will focus on process parameters, processing rates, debris mitigation techniques, beam delivery configurations, substrate mounting I lasers types and cut quality achieved in the various materials outlined in the first section of the paper. The final section of the paper will summarize the quality of the process and the associated costs of using laser technology as compared to diamond saw technology.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [41] Reliability of wafer level chip scale packages (WL-CSP) under dynamic loadings
    Lee, Yeong J.
    Crosbie, Paul
    Brown, Matt
    Zbrzezny, Adam
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1782 - +
  • [42] Effect of Parametric Randomness on Reliability Analysis of Wafer-Level Chip-Scale Packages
    Wu, Wen-Fang
    Hsu, Teng-Kai
    Su, Chih-Yen
    Chen, Yao-Chung
    Hsu, Yao
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 297 - +
  • [43] Ball impact responses and failure analysis of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chang, Hsiao-Chuan
    Kao, Chin-Li
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 179 - 184
  • [44] Reliability and characteristics of wafer-level chip-scale packages under current stress
    Chen, Po-Ying
    Kung, Heng-Yu
    Lai, Yi-Shao
    Tsai, Ming Hsiung
    Yeh, Wen-Kuan
    Japanese Journal of Applied Physics, 2008, 47 (2 PART 1): : 819 - 823
  • [45] EFFECT OF DESIGN PARAMETERS ON DROP TEST PERFORMANCE OF WAFER LEVEL CHIP SCALE PACKAGES (WLCSP)
    Tumne, Pushkraj
    Venkatadri, Vikram
    Kudtarkar, Santosh
    Delaus, Michael
    Santos, Daryl
    Havens, Ross
    Srihari, Krishnaswami
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 713 - +
  • [46] Reliability modeling of lead free solder joints in wafer-level chip scale packages
    Zhao, Jie-Hua
    Gupta, Vikas
    Lohia, Alok
    Edwards, Darvin
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 351 - 358
  • [47] A clean wafer-scale chip-release process without dicing based on vapor phase etching
    Overstolz, T
    Clerc, PA
    Noell, W
    Zickar, M
    de Rooij, NF
    MEMS 2004: 17TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2004, : 717 - 720
  • [48] High density wire bond packages: Chip scale and near chip scale PBGAs
    Kuzawinski, MJ
    1999 INTERNATIONAL CONFERENCE ON HIGH DENSITY PACKAGING AND MCMS, PROCEEDINGS, 1999, 3830 : 169 - 174
  • [49] Chip-Scale Packages for a Tunable Wavelength Reference and Laser Cooling Platform
    Dyer, S.
    Gallacher, K.
    Hawley, U.
    Bregazzi, A.
    Griffin, P. F.
    Arnold, A. S.
    Paul, D. J.
    Riis, E.
    McGilligan, J. P.
    PHYSICAL REVIEW APPLIED, 2023, 19 (04)
  • [50] Silicon Crack Root Cause Identification in a Wafer Level Chip Scale Package
    Raborar, Mary Grace
    Saladar, Jae
    Mendaros, Raymond
    2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,