An experimental investigation of current stressing on wafer-level chip-scale packages

被引:0
|
作者
Lai, Yi-Shao [1 ]
Kung, Heng-Yu [1 ,2 ]
Chen, Po-Ying [3 ]
Yeh, Wen-Kuan [2 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil Lab, 26 Chin 3rd Rd,Nantze Export Proc Zone 811, Kaohsiung, Taiwan
[2] Natl Univ Kaohsiung, Dept Elect Engn, Kaohsiung, Taiwan
[3] Ming Chuan Univ, Dept Informat & Telecommun, Taoyuan, Taiwan
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We investigated the reliability of a board-level wafer-level chip-scale package (WLCSP) subjected to different accelerated current stressing conditions at a fixed ambient temperature of 125 T. A reasonably good correlation between mean-time-to-failure of the WLCSP test vehicle and the average current density carried by a solder joint was obtained. Moreover, the trace breakage was identified as the mandatory failure mode under these current stressing conditions. In-situ observations were also conducted to further identify this particular failure mode.
引用
收藏
页码:582 / 584
页数:3
相关论文
共 50 条
  • [1] Reliability and characteristics of wafer-level chip-scale packages under current stress
    Chen, Po-Ying
    Kung, Heng-Yu
    Lai, Yi-Shao
    Tsai, Ming Hsiung
    Yeh, Wen-Kuan
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (02) : 819 - 823
  • [2] Reliability and characteristics of wafer-level chip-scale packages under current stress
    Chen, Po-Ying
    Kung, Heng-Yu
    Lai, Yi-Shao
    Tsai, Ming Hsiung
    Yeh, Wen-Kuan
    [J]. Japanese Journal of Applied Physics, 2008, 47 (2 PART 1): : 819 - 823
  • [3] Investigation of electromigration reliability of redistribution lines in wafer-level chip-scale packages
    Kao, Chin-Li
    Chen, Tei-Chen
    Lai, Yi-Shao
    Chiu, Ying-Ta
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (11) : 2471 - 2478
  • [4] Cyclic bending reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Wang, Tong Hong
    Tsai, Han-Hui
    Jen, Ming-Hwa R.
    [J]. MICROELECTRONICS RELIABILITY, 2007, 47 (01) : 111 - 117
  • [5] Ball impact responses of wafer-level chip-scale packages
    Lai, Yi-Shao
    Chang, Hsiao-Chuan
    Yeh, Chang-Lin
    [J]. 2006 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY CONFERENCE TAIWAN (IMPACT), PROCEEDINGS, 2006, : 127 - +
  • [6] Characterizations of ball impact responses of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chang, Hsiao-Chuan
    Kao, Chin-Li
    [J]. JOURNAL OF ALLOYS AND COMPOUNDS, 2008, 450 (1-2) : 238 - 244
  • [7] Electromigration Reliability of Redistribution Lines in Wafer-level Chip-Scale Packages
    Lai, Yi-Shao
    Kao, Chin-Li
    Chiu, Ying-Ta
    Appelt, Bernd K.
    [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 326 - 331
  • [8] Investigations of board-level drop reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (01) : 105 - 108
  • [9] Ball impact responses and failure analysis of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chang, Hsiao-Chuan
    Kao, Chin-Li
    [J]. EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 179 - 184
  • [10] Effect of Parametric Randomness on Reliability Analysis of Wafer-Level Chip-Scale Packages
    Wu, Wen-Fang
    Hsu, Teng-Kai
    Su, Chih-Yen
    Chen, Yao-Chung
    Hsu, Yao
    [J]. 2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 297 - +