Low power, high reliability magnetic flip-flop

被引：21

作者：

Lakys, Y. ^{[1
]}

Zhao, W. S. ^{[1
]}

Klein, J. -O. ^{[1
]}

Chappert, C. ^{[1
]}

机构：

[1] Univ Paris Sud, UMR8622, IEF, F-91405 Orsay, France

来源：

ELECTRONICS LETTERS | 2010年 / 46卷 / 22期

关键词：

D O I：

10.1049/el.2010.2039

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new design of a non-volatile magnetic flip-flop is presented. The use of a magnetic tunnel junction (MTJ) to store the information brings non-volatility to logic circuits and promises zero standby power. It is based on the thermally assisted switching (TAS) approach and the pre-charge sense amplifier. By using STMicroelectronics' CMOS 0.13um design kit and a precise TAS-MTJ compact model, transient functional simulations and Monte Carlo statistical analysis have been carried out to show, respectively, its low power and high reliability performances.

引用

页码：1493 / U31

页数：2

共 50 条

[41] Ultra-Low Power NAND Based Multiplexer And Flip-Flop
Varun, Ishan
Gupta, Tarun Kumar
2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
[42] A novel low power flip-flop design using footless scheme
Lin, Jin-Fa
Tsai, Ming-Yan
Chang, Ching-Sheng
Tsai, Yu-Ming
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 97 (02) : 365 - 370
[43] Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms
Chabi, Djaafar
Zhao, Weisheng
Deng, Erya
Zhang, Yue
Ben Romdhane, Nesrine
Klein, Jacques-Olivier
Chappert, Claude
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (06) : 1755 - 1765
[44] On the computational power of flip-flop proteins on membranes
Krishna, Shankara Narayanan
Computation and Logic in the Real World, Proceedings, 2007, 4497 : 695 - 704
[45] Comparing the performance of a low-power high speed flip-flop in bulk and SOI technologies
Forouzandeh, B.
Seyedi, A. S.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 251 - +
[46] A low-power and high-speed D flip-flop using a single latch
Chang, RC
Hsu, LC
Sun, MC
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (01) : 51 - 55
[47] Novel explicit pulse-based flip-flop for high speed and low power SoCs
Kang, Sung-Chan
Jung, Byung-Hwa
Kong, Bai-Sun
IEICE ELECTRONICS EXPRESS, 2007, 4 (23): : 731 - 737
[48] A low clock load conditional flip-flop
Hansson, M
Alvandpour, A
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 169 - 170
[49] Flip-flop flap
Reebs, Stephan
NATURAL HISTORY, 2007, 116 (07) : 12 - 12
[50] FLIP-FLOP OSCILLATOR
KRAUS, K
ELECTRONICS WORLD & WIRELESS WORLD, 1990, 96 (1652): : 528 - 528

← 1 2 3 4 5 →