Investigation and Design Modification of Delay-Insensitive Asynchronous Circuits for Minimum Supply Voltage Operation

被引:0
|
作者
Coleman, David [1 ]
Di, Jia [1 ]
机构
[1] Univ Arkansas, Fayetteville, AR 72701 USA
关键词
D O I
10.1109/SECON.2010.5453926
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Since the introduction of energy harvesting and battery powered low- to mid-speed electronic circuits, supply voltages have been pushed to the physical limits of semiconductor devices for energy minimization and battery lifetime. Using the IBM 8RF-LM 0.13 mu m process and a modified library, an asynchronous ALU has shown to be capable of operating at 0.1V. This paper presents the minimum energy analysis of a delay-insensitive asynchronous ALU, its modified version for minimum supply voltage operation, and the simulation results.
引用
收藏
页码:29 / 32
页数:4
相关论文
共 50 条
  • [1] An Automated Design Flow Framework for Delay-Insensitive Asynchronous Circuits
    Thian, Ross
    Caley, Landon
    Arthurs, Aaron
    Hollosi, Brent
    Di, Jia
    [J]. 2012 PROCEEDINGS OF IEEE SOUTHEASTCON, 2012,
  • [2] Diagrammatic reasoning for delay-insensitive asynchronous circuits
    [J]. Ghica, D.R., 1600, Springer Verlag (7860 LNCS):
  • [3] DELAY-INSENSITIVE CIRCUITS - AN ALGEBRAIC APPROACH TO THEIR DESIGN
    JOSEPHS, MB
    UDDING, JT
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1990, 458 : 342 - 366
  • [4] Embedding universal delay-insensitive circuits in asynchronous cellular spaces
    Lee, J
    Adachi, S
    Peper, F
    Morita, K
    [J]. FUNDAMENTA INFORMATICAE, 2003, 58 (3-4) : 295 - 320
  • [5] On the realisation of delay-insensitive asynchronous circuits with CMOS ternary logic
    Mariani, R
    Roncella, R
    Saletti, R
    Terreni, P
    [J]. THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 54 - 62
  • [6] AN ALGEBRA FOR DELAY-INSENSITIVE CIRCUITS
    JOSEPHS, MB
    UDDING, JT
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 343 - 352
  • [7] The Eventual C-Element Theorem for Delay-Insensitive Asynchronous Circuits
    Manohar, Rajit
    Moses, Yoram
    [J]. 2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2017, : 102 - 109
  • [8] Analysis and Improvement of Delay-Insensitive Asynchronous Circuits Operating in Subthreshold Regime
    Coleman, David
    Di, Jia
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (02) : 320 - 324
  • [9] A 3-State Asynchronous CA for the Simulation of Delay-Insensitive Circuits
    Schneider, Oliver
    Worsch, Thomas
    [J]. CELLULAR AUTOMATA, ACRI 2012, 2012, 7495 : 565 - 574
  • [10] Cellular array-based delay-insensitive asynchronous circuits design and test for nanocomputing systems
    Di, Jia
    Lala, Parag K.
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (2-3): : 175 - 192